Compression circuitry for generating an encoded bitstream...

Details Compression circuitry for generating an encoded bitstream... Compression circuitry for generating an encoded bitstream...

2008-05-13

2008-05-13

Diep, Nhon (Department: 2621)

Pulse or digital communications

Bandwidth reduction or expansion

Television or motion video signal

Reexamination Certificate

active

07372906

ABSTRACT:
Data is discrete cosine transformed and streamed to a processor where quantized and inverse quantized blocks are generated. A second streaming data connection streams the inverse quantized blocks to an inverse discrete cosine transform block to generate reconstructed prediction error macroblocks. An addition circuit adds each reconstructed prediction error macroblock and its corresponding predictor macroblock to generate a respective reconstructed macroblock. The quantized macroblocks are zig-zag scanned, run level coded and variable length coded to generate and encoded bitstream.

REFERENCES:
patent: 5768433 (1998-06-01), Bolton
patent: 6091857 (2000-07-01), Shaw et al.
patent: 6104751 (2000-08-01), Artieri
patent: 6788740 (2004-09-01), van der Schaar et al.
patent: 6842484 (2005-01-01), Gandhi et al.
patent: 7015921 (2006-03-01), Trivedi et al.
patent: 7075986 (2006-07-01), Girod et al.
patent: 2001/0033617 (2001-10-01), Karube et al.
European Search Report, EP 02251932, dated Sep. 17, 2002.

Affiliated with

Also associated with

Rating

Compression circuitry for generating an encoded bitstream... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Compression circuitry for generating an encoded bitstream..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Compression circuitry for generating an encoded bitstream... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2799836