Compression circuit of an adder circuit

Details Compression circuit of an adder circuit Compression circuit of an adder circuit

1997-02-04

1999-07-06

Mai, Tan V.

Boots, shoes, and leggings

36478403, G06F 750

Patent

active

059204982

ABSTRACT:
An adder circuit includes a 4-2 compression circuit in which a NAND signal of a first input signal and a second input signal and an exclusive-OR signal of the first and second signals are produced. When the exclusive-OR output is true, a third signal is output as an intermediate carry-out signal while when the exclusive-OR signal is false, a NOT signal of the NAND signal is output as the intermediate carry-out signal. Therefore, the circuit can be reduced in size by reducing the number of necessary elements without sacrificing its high speed capability.

REFERENCES:
patent: 4441158 (1984-04-01), Kanuma
patent: 4601007 (1986-07-01), Uya et al.
patent: 5151875 (1992-09-01), Sato
Lo et al, "A New Design of an Iterative Array for Multiplication of Signed Binary and Quaternary Digital Number Systems", IEEE, 12th International Symposium on Multiple-Valued Logic, May 25-27, France, pp. 99-106.
"Booth Encoder/Selector Comparator for High Speed Multiplier", IBM Technical Disclosure Bulletin, vol. 30, No. 7, Dec. 1, 1987, pp. 144-147.
M. B. Richard et al, "Fast-LSI, A Second Generation Advanced Schottky Technology", Electro, vol. 9, NR. 2, May 15, 1984, pp. 1-9.
IBM Technical Disclosure Bulletin, "Four-Input Carry Save Adder Tree" vol. 32, No. 3A, Aug. 1989, pp. 164/165.
IEICE Transactions on Electronics, "4-2 Compressor with Complementary Pass-Transistor Logic" vol. E77-C, No. 4, Apr. 1, 1994, pp. 647-649.
IEEE Journal of Solid State Circuits, vol. 30, No. 3, Mar. 1995, "A 4.4 ns CMOS 54.times.54-b Multiplier m Using Pass-Transistor Multiplexer".
1996 General Convention of the Institute of Electronics, Information and Communication Engineers, General Lecture C-541 (A Collection of Lecture Papers, Electronics 2, p. 157), "The Method for a High-Spped Booth-Wallace Multiplier".
IEEE Journal of Solid State Circuits, vol. 27, No. 9, Sep. 1992, "A 54.times.54-b Regularly Structured Tree Multiplier".

Affiliated with

Also associated with

Rating

Compression circuit of an adder circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Compression circuit of an adder circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Compression circuit of an adder circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-904342