Comprehensive logic circuit layout system

Details Comprehensive logic circuit layout system Comprehensive logic circuit layout system

1990-06-29

1992-09-22

Lall, Parshotam S.

Boots, shoes, and leggings

364488, G06F 1520

Patent

active

051503093

ABSTRACT:
Random logic circuitry (210) is laid out in a logic array (212) that has a plurality of row and column locations. The logic circuitry (210) implements a plurality of dynamic logic circuits, each logic circuit having a plurality of logic gate field effect transistors (224) each formed at a selected intersection of one of the row locations and one of the column locations. Elongate gate conductors (e.g., G, H, I) are formed at selected row locations in the logic array (212), each gate conductor provided as a gate for one or more of the logic gate transistors (224). A plurality of elongate second conductors (222) connect to selected ones of the sources or drains of the transistors (224) and to non-Boolean portions of the dynamic logic circuits. The non-Boolean portions are formed in an adjacent tile section (214) in the semi-conductor layer separate from the logic array (212).

REFERENCES:
patent: 3681782 (1972-08-01), Scanlon
patent: 3753005 (1973-08-01), Bertram et al.
patent: 3956641 (1976-05-01), Berger et al.
patent: 3987287 (1976-10-01), Cox et al.
patent: 4053336 (1977-10-01), Grundy et al.
patent: 4212026 (1980-07-01), Balasubramanian et al.
patent: 4288805 (1981-07-01), Depey
patent: 4523106 (1985-06-01), Tanizawa et al.
patent: 4584653 (1986-04-01), Chih et al.
patent: 4591993 (1986-05-01), Griffin et al.
patent: 4602270 (1986-07-01), Finegold et al.
patent: 4602339 (1986-07-01), Aihara et al.
patent: 4615011 (1986-09-01), Linsker
patent: 4649497 (1987-03-01), Carlson et al.
patent: 4668880 (1987-05-01), Shoji
patent: 4689502 (1987-08-01), Shimauchi et al.
patent: 4701778 (1987-10-01), Aneha et al.
patent: 4745084 (1988-05-01), Rowson et al.
patent: 4845633 (1989-07-01), Furtek
patent: 4870598 (1989-09-01), Shaw et al.
patent: 4896272 (1990-01-01), Kurosawa
patent: 4931946 (1990-06-01), Ravindra et al.
patent: 4949275 (1990-08-01), Nonaka
Large Scale Integration of MOS Complex Logic: A Layout Method, vol. SC-2, No. 20, Dec. 1967, p. 182, IEEE Journal of Solid-State Circuits, Arnold Weinberger.
22nd Design Automation Conference, SWAMI: A Flexible Logic Implementation System, Christopher Rowen and John L. Hennessy, p. 169, Paper 13.2.
AT&T CMOS Digital Circuit Technology, Masakazu Shoji, p. 221, 5.6 Domino CMOS Dynamic Logic.
20th Design Automation Conference, Pleasure: A Computer Program for Simple/Multiple Constrained/Unconstrained Folding of Programmable Logic Arrays, Giovanni De Micheli and Alberto Sangiovanni-Vincentelli, p. 263, 1983.

Affiliated with

Also associated with

Rating

Comprehensive logic circuit layout system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Comprehensive logic circuit layout system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Comprehensive logic circuit layout system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1074490