Comprehensive logic circuit layout system

Details Comprehensive logic circuit layout system Comprehensive logic circuit layout system

1987-08-04

1989-09-26

Arnold, Bruce Y.

Boots, shoes, and leggings

364488, G06F 1560

Patent

active

048705985

ABSTRACT:
Random logic circuitry (210) is laid out in a logic array (212) that has a plurality of row and column locations. The logic circuitry (210) implements a plurality of dynamic logic circuits, each logic circuit having a plurality of logic gate field effect transistors (224) each formed at a selected intersection of one of the row locations and one of the column locations. Elongate gate conductors (e.g., G, H, I) are formed at selected row locations in the logic array (212), each gate conductor provided as a gate for one or more of the logic gate transistors (224). A plurality of elongate second conductors (222) connect to selected ones of the sources or drains of the transistors (224) and to non-Boolean portions of the dynamic logic circuits. The non-Boolean portions are formed in an adjacent tile section (214) in the semi-conductor layer separate from the logic array (212). w

REFERENCES:
patent: 3987287 (1976-10-01), Cox et al.
patent: 4523106 (1985-06-01), Tanizawa et al.
patent: 4591993 (1986-05-01), Griffin et al.
patent: 4615011 (1986-09-01), Linsker
patent: 4649497 (1987-03-01), Carlson et al.
patent: 4689502 (1987-08-01), Shimauchi et al.
patent: 4745084 (1988-05-01), Rowson et al.

Affiliated with

Also associated with

Rating

Comprehensive logic circuit layout system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Comprehensive logic circuit layout system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Comprehensive logic circuit layout system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-192390