Compound semiconductor device with depletion layer stop region

Details Compound semiconductor device with depletion layer stop region Compound semiconductor device with depletion layer stop region

2001-10-10

2003-06-17

Zarabian, Amir (Department: 2822)

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Junction field effect transistor

C257S027000, C257S073000, C257S192000, C257S260000, C257S280000, C257S281000, C257S282000, C257S459000, C257S734000, C257S779000

Reexamination Certificate

active

06580107

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates to a compound semiconductor device operating at high frequencies, especially to a compound semiconductor device operating at a frequency of about 2.4 GHz or higher and to a method for manufacturing such a device.
2. Discussion of the Related Art
Mobile communication devices such as mobile telephones often utilize microwaves in the GHz range and commonly need a switching device for switching high frequency signals, which is used in a switching circuit for changing antennas and in a switching circuit for transmitting and receiving the signals. A typical example of such a switching device can be found in Japanese Laid-Open Patent Publication No. Hei 9-181642. Such a device often uses a field-effect transistor (called FET hereinafter) made on a gallium arsenide (GaAs) substrate as the material is suitable for being used under high frequency, and developments have been made in forming a monolithic microwave integrated circuit (MMIC) by integrating aforementioned switching circuits.
FIG. 19A
is a cross-sectional view of a conventional GaAs FET. The GaAs substrate
1
is without doping, and has, beneath its surface, an n-type channel region (or a channel layer)
2
formed by doping n-type dopants. A gate electrode
3
is placed on the surface of the channel region
2
, forming a Schottky contact, and two signal electrodes, namely a source
4
and drain electrode
5
, are placed on both sides of the gate electrode
3
forming ohmic contacts to the surface of the channel region
2
. In this transistor configuration, a voltage applied to the gate electrode
3
creates a depletion layer within the channel region
2
beneath the gate electrode
3
and thus controls the channel current between the source electrode
4
and the drain electrode
5
.
FIG. 19B
shows a basic circuit configuration of a conventional compound semiconductor switching device, called SPDT (Single Pole Double Throw), using GaAs FETs. One of the two signal electrodes, which can be either a source electrode or a drain electrode, of each FET (FET
1
denoting the first FET and FET
2
denoting the second FET) is connected to a common electrode IN. Another of the two signal electrodes of each FET (FET
1
and FET
2
) is connected to an output terminal (OUT
1
and OUT
2
). The gate of FET
1
and that of FET
2
are connected to the control terminals Ctl-
1
and Ctl-
2
through resistors R
1
and R
2
, respectively. A complementary signal is applied to the first and second control terminals, Ctl-
1
and Ctl-
2
. When a high level signal is applied to the control terminal of an FET, the FET changes to an on-state and forms a signal pass from the common input terminal IN to the output terminal of the FET. The role of the resistors R
1
and R
2
is to prevent the leaking of the high frequency signals through the gate electrodes to the DC voltage applied on the control terminals (Ctl-
1
and Ctl-
2
).
An equivalent circuit of the aforementioned conventional compound semiconductor switching device is shown in FIG.
20
. In the microwave technology, the standard characteristic impedance is 50 &OHgr;, and, thus, in this case the characteristic impedance of each terminal is 50 &OHgr; (R
1
=R
2
=R
3
=50 &OHgr;). With the voltages of the three terminals being represented by V
1
, V
2
, and V
3
, respectively, the insertion loss and the isolation are given by the following equations I and II:
Insertion Loss=20 log(
V
2
/
V
1
)[dB]  [I]
Isolation=20 log(
V
3
/
V
1
)[dB]  [II]
Equation I is the insertion loss expressed in dB when a signal is transmitted from the common input terminal IN to the output terminal OUT
1
, and equation II expresses the isolation between the common input terminal IN and the output terminal OUT
2
, also in dB.
In this type of compound semiconductor switching device, it is required that the insertion loss be minimal while improving the isolation when one designs an FET which is inserted in series into the pass. The reason a GaAs FET is used as the FET in this type of device is that GaAs has a higher electron mobility than silicon and thus a lower electric resistance, making it easier to attain a low insertion loss, and that a GaAs substrate is a semi-insulating material suitable for attaining high isolation between the signal passes. On the other hand, GaAs substrates are more expensive than silicon substrates, and such devices cannot compete with silicon devices once a comparable device, such as a PIN diode, is made from silicon substrates.
FIG. 21
shows a circuit of a compound semiconductor switching device which has been used in commercial products. In this configuration, shunt FET
3
and shunt FET
4
are introduced between the output terminals OUT
1
, OUT
2
of the switching FETs and the ground, such that the complementary signals from the control terminals Ctl-
1
and Ctl-
2
are applied on the gates of shunt FET
3
and shunt FET
4
, respectively. As a result, when FET
1
is at an on-state, shunt FET
4
is also at an on-state, while FET
2
and shunt EFT
3
are at an off-state.
In this configuration, when the signal between the common input terminal IN and the output terminal OUT
1
is switched on, and accordingly the signal between the common input terminal IN and the output terminal OUT
2
is switched off, the input signal leaking to the output terminal OUT
2
is directed to ground through a capacitor C connected to ground. Thus, it is possible to improve the isolation over the configuration without the shunt FETs.
The conventional design guidelines for compound semiconductor switching devices seek to increase the gate width for reducing the on-state resistance, thereby reducing the insertion loss. Increasing gate width, then, leads to an increase in the size of FET
1
and FET
2
, resulting in a larger overall chip size.
Furthermore, many compound semiconductor switching devices utilize semi-insulating substrates such as GaAs substrates, and the wiring for electronic circuit and the connecting pads for bonding the bonding wires under heat and pressure are directly formed on the substrates. Since high frequency signals in the GHz range are applied to the device, it is required that there be a certain separation between the neighboring circuit wiring portions for assuring proper isolation between them. The isolation required for compound semiconductor switching device is 20 dB or higher, and it has been experimentally proved that a separation of 20 &mgr;m or more is required to assure this level of isolation. The connecting pads, which usually occupy a significant portion of the substrate surface, also need, as an element of the device circuit, this separation from the most neighboring circuit wiring, thus further contributing to the trend of increasing overall chip size.
In summary, the conventional design guidelines for compound semiconductor switching devices seek to increase the gate width in order to reduce the on-state resistance, thereby reducing the insertion loss. The large width of the gate electrode, however, leads to increased capacitance of the gate electrode, resulting in reduced isolation. Thus, it is inevitable that a shunt FET has to be introduced into the circuit for directing the leaking input signal to ground for improving isolation.
Thus, the conventional compound semiconductor switching device has an extremely large chip size, with the typical size being 1.07×0.50 mm. This is against the current semiconductor design trend, in which cost reduction is sought by reducing the chip size. As a result, expensive compound semiconductor devices for switching have been replaced by inexpensive silicon-based counterparts and have lost their share of the market.
SUMMARY OF THE INVENTION
Therefore, this invention is directed to compound semiconductor devices, including but not limited to switching devices, particularly for use at frequencies of about 2.4 GHz and higher, which have a significantly smaller chip size than convent

Affiliated with

Also associated with

Rating

Compound semiconductor device with depletion layer stop region does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Compound semiconductor device with depletion layer stop region, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Compound semiconductor device with depletion layer stop region will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3140963