Composite logic gate circuit with means to reduce voltage requir

Details Composite logic gate circuit with means to reduce voltage requir Composite logic gate circuit with means to reduce voltage requir

1991-04-16

1992-02-25

Miller, Stanley D.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307455, 307456, 307475, 307270, H03K 19013, H03K 190175

Patent

active

050916599

ABSTRACT:
A logic circuit has a plurality of serially connected logic units wherein each unit is a gate comprising a resistor serially connected to a combination of a plurality of transistors connected together in parallel. The transistors of the logic circuit are arranged to enable reduction of the requisite voltage to be provided by an external power source. By reduction of the voltage, the values of resistance can be reduced without exceeding a power dissipation budget. Alternate logic units, in a series of logic units, are constructed of PNP and NPN transistors. Furthermore, the voltage drop across a transistor of a preceding logic unit, as measured between the emitter and collector terminals of a transistor, is applied, essentially, across the base-emitter junction of a transistor in a succeeding logic unit so as to provide a supply of base current to the transistor of the succeeding logic unit without danger of saturating the transistor and without cutting off current flow to the transistor. Furthermore, the magnitude of resistance of the resistor of the preceding logic unit is sufficient to limit base current to the transistor of the succeeding logic unit so as to avoid saturation of the transistor in the succeeding logic unit. An output signal of the logic unit may be applied to an inverter circuit, and speed-up capacitors may be applied in emitter circuits of the inverter and the preceding logic unit for a sharpening of both leading and trailing edges of a logic signal.

REFERENCES:
patent: 3956641 (1976-05-01), Berger et al.
patent: 4289978 (1981-09-01), Konian et al.
patent: 4308469 (1981-12-01), Cavaliere et al.
patent: 4516039 (1988-05-01), Matsuzaki et al.
patent: 4531067 (1985-07-01), Banker et al.
patent: 4605871 (1986-08-01), Price et al.
patent: 4675554 (1987-06-01), Koury, Jr. et al.
patent: 4678942 (1987-07-01), Kanai et al.
patent: 4680480 (1987-07-01), Hopta
patent: 4749885 (1988-06-01), Gal
patent: 4779011 (1988-10-01), Tsunoi et al.
IBM Tech. Disc. Bul., vol. 30, No. 8, 1/88 "XOR-DOTTING and Select-dotting in PCS logic" pp. 70-75.
IBM Tech. Disc. Bul. vol. 29, No. 12 5/87 "Extended Series Gatings with Complementary Emitter-Coupled Logic Circuits" pp. 5634-5635.

Affiliated with

Also associated with

Rating

Composite logic gate circuit with means to reduce voltage requir does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Composite logic gate circuit with means to reduce voltage requir, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Composite logic gate circuit with means to reduce voltage requir will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1894950