Composite logic analyzer capable of data display in two time-rel

Details Composite logic analyzer capable of data display in two time-rel Composite logic analyzer capable of data display in two time-rel

1980-11-24

1982-12-14

Trafton, David L.

Communications: electrical

Land vehicle alarms or indicators

Internal alarm or indicator responsive to a condition of the...

324 73AT, 324121R, 340720, 340721, 340722, 340799, 364900, G09G 108

Patent

active

043640362

ABSTRACT:
A combined logic timing and state analyzer comprises an internally clocked, timing analyzer section receiving a first set of logic signals, and an externally clocked, state analyzer section receiving a second set of logic signals. The timing analyzer section samples the first set of logic signals, as well as the external clock signal associated with the second set of logic signals, at a rate determined by the internal clock pulses and stores the samples in a first set of memories. The state analyzer section samples the second set of logic signals at a rate determined by the external clock pulses and stores the samples in a second set of memories. Data introduction into the memories terminates when they are triggered, as in the event of a malfunction of the system being investigated. The logic analyzer further includes a display circuit for repetitively reading out the first and the second sets of memories and for causing a display device to visually present the output data of the first memory set in the form of a timing diagram and the output data of the second memory set in the form of a state table. The time relationship between the two display formats can be readily ascertained since the timing diagram includes a waveform, or other visual representations, indicative of the external clock pulses used for sampling the second set of logic signals.

REFERENCES:
patent: 3179883 (1965-04-01), Farrow
patent: 3872461 (1975-03-01), Jarosik et al.
patent: 4099668 (1978-07-01), Feilchenfeld et al.
patent: 4139818 (1979-02-01), Schneider
patent: 4139903 (1979-02-01), Morrill et al.
patent: 4257043 (1981-03-01), Tsuchiko

Affiliated with

Also associated with

Rating

Composite logic analyzer capable of data display in two time-rel does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Composite logic analyzer capable of data display in two time-rel, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Composite logic analyzer capable of data display in two time-rel will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1203307