Electricity: electrical systems and devices – Safety and protection of systems and devices – Load shunting by fault responsive means
Reexamination Certificate
2008-04-01
2008-04-01
Jackson, Stephen W. (Department: 2836)
Electricity: electrical systems and devices
Safety and protection of systems and devices
Load shunting by fault responsive means
Reexamination Certificate
active
07352548
ABSTRACT:
A composite integrated semiconductor device. In one embodiment, an input surge
oise absorbing circuit absorbs surge from an input signal, an attenuating/level-shifting circuit attenuates or level-shifts the input signal, and an electrical signal converting circuit converts the input signal to an output signal. The input surge
oise absorbing circuit, the attenuating or level-shifting circuit, and the electrical signal converting circuit together form a unit, and a plurality of these units are arranged in parallel in one semiconductor substrate to form the composite integrated semiconductor device, resulting in a reduction in the number of discrete components mounted on a printed circuit board.
REFERENCES:
patent: 4736271 (1988-04-01), Mack et al.
patent: 4887182 (1989-12-01), Sweet
patent: 4945395 (1990-07-01), Suehiro
patent: 5014155 (1991-05-01), Abe et al.
patent: 5352942 (1994-10-01), Tanaka et al.
patent: 5625280 (1997-04-01), Voldman
patent: 5721656 (1998-02-01), Wu et al.
patent: 6218854 (2001-04-01), Ko
patent: 6631061 (2003-10-01), Okawa
patent: 6657318 (2003-12-01), Ishikawa et al.
patent: 6753836 (2004-06-01), Kwon
patent: 6844241 (2005-01-01), Halahan et al.
patent: 2001/0028239 (2001-10-01), Vandehenst
patent: 2002/0012212 (2002-01-01), Yasumori
patent: 4-253366 (1992-09-01), None
patent: 8-64685 (1996-03-01), None
patent: 8-172162 (1996-07-01), None
patent: 2000-50486 (2000-02-01), None
U.S. Appl. No. 10/235,841, filed Sep. 6, 2002, Shin Kiuchi et al., Fuji Electric Co., LTD.
Naoki Yaezaea et al., “Surge Protection IC for the Switch Interface ECUs”, Fuji Electric Journal, vol. 75, No. 10, pp. 577-580, 2002.
Office Communication from the Japanese Patent Office (dated Apr. 10, 2007).
Office Communication from the Japanese Patent Office (dated Dec. 26, 2006).
Furuhata Shoichi
Ichimura Takeshi
Kiuchi Shin
Yaezawa Naoki
Yoshida Kazuhiko
Fuji Electric & Co., Ltd.
Jackson Stephen W.
LandOfFree
Composite integrated semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Composite integrated semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Composite integrated semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2797448