Metal working – Method of mechanical manufacture – Assembling or joining
Patent
1982-07-19
1984-12-04
Saba, William G.
Metal working
Method of mechanical manufacture
Assembling or joining
29576B, 29576E, 29576W, 29578, 29591, 148 15, 148175, 148187, 148188, 148190, 148191, 357 44, 357 50, 357 59, 357 65, 357 90, 357 91, H01L 2122, H01L 2176
Patent
active
044855524
ABSTRACT:
Disclosed is a method of making on a common substrate complementary vertical NPN and PNP transistors having matched high performance characteristics. A barrier region of a first conductivity type is formed on a semiconductor substrate of a second conductivity type. Then, a collector region for one of the complementary transistors of a second conductivity type is formed within the barrier region. It is convenient to simultaneously form isolation regions of a second conductivity type in the substrate while forming the collector region. A collector region of a first conductivity type is then formed in the substrate for the other of the complementary transistors. An epitaxial layer of semiconductor material doped with ions of the first conductivity type is then formed on the surface of the substrate.
In a preferred embodiment the P-type emitter for the PNP transistor is formed prior to a last drive-in treatment by forming a polycrystalline silicon layer on the exposed surface of the base. The polycrystalline silicon is doped with a P-type dopant. Thereafter the transistor structure is subjected to conditions whereby the doping ions contained in the polycrystalline silicon layer are driven into the epitaxial layer to provide a shallow emitter region without effecting dislocations in the silicon lattice of the epitaxial layer.
REFERENCES:
patent: 3502951 (1970-03-01), Hunts
patent: 3607465 (1971-09-01), Frouin
patent: 3648128 (1972-03-01), Kobayashi
patent: 3702428 (1972-11-01), Schmitz et al.
patent: 3730786 (1973-05-01), Ghosh
patent: 3766446 (1973-10-01), Tarui et al.
patent: 3909318 (1975-09-01), Lecan et al.
patent: 4063967 (1977-12-01), Graul et al.
patent: 4087900 (1978-05-01), Yiannoulos
Jacobus et al., "Complementary Transistors", I.B.M. Tech. Discl. Bull., vol. 14, No. 4, Sept. 1971, p. 1045.
Davis et al., "Design of an Integrated Circuit . . .", IEEE J. Solid-State Circuits, vol. SC-14, (2/79), pp. 109-120.
Abbas et al., "Complementary Bipolar Transistor Process Using Seven Masking Steps", IBM Technical Disclosure Bulletin, vol. 16, (10/73), pp. 1630-1631.
Doo, V. Y., "Nine Mask Complementary Bipolar Process", IBM Technical Disclosure Bulletin, vol. 22, (10/79), pp. 1874-1878.
Akasaka et al., "Application of Diffusion from Implanted Polycrystalline Silicon to Bipolar Transistors", Jap. J. of Appl. Phys., vol. 15, (1976), pp. 49-54.
Chang et al., "Complementary Bipolar Device Structure", IBM Technical Disclosure Bulletin, vol. 17, (6/74), pp. 21-22.
Tsukamoto et al., "Arsenic Implantation Into Polycrystalline Silicon and Diffusion to Silicon Substrate", J. Appl. Phys., vol. 48, No. 5, (5/77), pp. 1815-1821.
Graul et al., "High Performance Transistors with Arsenic-Implanted Polysil Emitters, IEEE J. Solid-State Circuits, vol. SC-11, No. 4, (8/76), pp. 491-495.
Magdo Ingrid E.
Rupprecht Hans S.
Coca T. Rao
International Business Machines - Corporation
Saba William G.
LandOfFree
Complementary transistor structure and method for manufacture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Complementary transistor structure and method for manufacture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Complementary transistor structure and method for manufacture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1576202