Complementary noise-immune logic

Details Complementary noise-immune logic Complementary noise-immune logic

1987-09-18

1989-09-19

Heyman, John S.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307454, 3072721, 307279, 307302, 307318, 307319, 307475, 365155, H03K 326, H03K 1774, H03K 1716

Patent

active

048689041

ABSTRACT:
Logic gates with large logic swings and large noise margins use complementary pull-up and pull-down enhancement-mode drivers. Connected between the input node of the logic gate and the control electrode of each of the drivers is a series combination of a level shifter (or constant-voltage element) and a current regulator (or constant-current element). The level shifter permits a voltage drop approximately independent of current, while the current regulator limits current flowing between the input node and the control electrode approximately independent of voltage.

REFERENCES:
patent: 2989713 (1961-06-01), Warner, Jr.
patent: 4110841 (1978-08-01), Schroeder
patent: 4149099 (1979-04-01), Nagami
patent: 4321492 (1982-03-01), Hollingsworth
patent: 4349894 (1982-09-01), Caudel
patent: 4375677 (1983-03-01), Schuermeyer
patent: 4400799 (1983-08-01), Gudger
patent: 4554644 (1985-11-01), Chen et al.
patent: 4578601 (1986-03-01), McAlister et al.
patent: 4607350 (1986-08-01), Scianna
patent: 4686396 (1987-08-01), Law et al.
"Ideas for Design" Hoecherl Electronic Design Z 1/18/70.
M. M. Mano, Digital Logic and Computer Design, Prentice-Hall, p. 67 (1979).
Inst. Phys. Conf., No. 339, pp. 227-236 (1977).
IEEE, JSCS, SC-12, pp. 485-496 (1977).
IEEE, ED-29, pp. 1110-1115 (1982).
IEEE, EDL-7, p. 145 (Mar. 1986).
IEEE, JSCC, SC-19, pp. 10-22 (1984).
S. M. Sze, Physics of Semiconductor Devices, 2nd Ed. Wiley Interscience, p. 618 (1981).
R. M. Warner, Jr., "A New Passive Semiconductor Component", IRE National Convention Record, vol. 6, p. 43, 1958.
Motorola Inc. "I/C Logic for Control Functions in High-Noise Industrial Environments" MC660 Series, Mar. 1971 (4 pages).
J. Lohstroh, The Punch-Through Device as a Passive Exponential Load in Fast Static Bipolor RAM Cells, IEEE, JSSX, SC-14, pp. 840-844 (1979).
J. Lohstroh, Worst-Case Static Noise Margin Criteria for Logic Circuits and Their Mathetical Equivalence, IEEE, JSSC, SC-18, pp. 803-806 (1983).
R. J. Gravrok and R. M. Warner, Jr., Logic Family and Memory-Cell Designs Providing Abrupt Voltage Transistions and High Noise Margins.
Electronics, Sep. 3, 1987, p. 45, beginning in the middle of the second column entitled "Noise Margins".

Affiliated with

Also associated with

Rating

Complementary noise-immune logic does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Complementary noise-immune logic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Complementary noise-immune logic will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-375296