Compiler method for extracting and accelerator template program

Details Compiler method for extracting and accelerator template program Compiler method for extracting and accelerator template program

2011-04-12

2011-04-12

Mitchell, Jason (Department: 2193)

Data processing: software development, installation, and managem

Software program development tool

Translation of code

C717S149000, C717S150000, C717S106000, C717S107000

Reexamination Certificate

active

07926046

ABSTRACT:
This invention describes a compilation method of extracting and implementing an accelerator control program from an application source code in a processor based system. The application source code comprises arrays and loops. The input application source code is sequential, with loop, branch and call control structures, while the generated output of this invention has parallel execution semantics. The compilation method comprises the step of performing loop nest analysis, transformations and backend processes. The step of loop nest analysis consists of dependence analysis and pointer analysis. Dependence analysis determines the conflicts between the various references to arrays in the loop, and pointer analysis determines if two pointer references in a loop are in conflict. Transformations convert the loops from their original sequential execution semantics to parallel execution semantics. The back-end process determines the parameters and memory map of the accelerator and the hardware dependent software.

REFERENCES:
patent: 4398249 (1983-08-01), Pardo et al.
patent: 4807126 (1989-02-01), Gotou et al.
patent: 5481723 (1996-01-01), Harris et al.
patent: 5933642 (1999-08-01), Greenbaum et al.
patent: 6301706 (2001-10-01), Maslennikov et al.
patent: 7370311 (2008-05-01), Pritchard et al.
patent: 2004/0019886 (2004-01-01), Berent et al.
patent: 2004/0025150 (2004-02-01), Heishi et al.
patent: 2005/0132344 (2005-06-01), Vorbach et al.
patent: 2006/0048122 (2006-03-01), Barton et al.
patent: 2007/0083730 (2007-04-01), Vorbach et al.
patent: EP 1 398 695 (2003-08-01), None
patent: EP 1 349 092 (2003-03-01), None
Becker et al, Parallelization in Co-Compilation for Configurable Accelerator, 1998, IEEE.
Jones et al, “An FPGA-based VLIW Processor with Custom Hardware Execution”, Feb. 20005, ACM.
Kulkarni et al, “Linear Loop Transformations in Optimizing Compilers for Paralle Machines”, May 1995 ,The Australian Computer Journal, pp. 41-50.
Derriet et al, (“Loop Tiling for Reconfigurable Accelerators”), 2001, Springer-Verlag Verlin Heidelberg.
Wolf et al, “A Loop Transformation Theory and an Algorithm To Maximize Parallelism”, 1991, IEEE.
Artigas, “Automatic Loop Transformation and Parallelization for Java”, 2000, ACM.

Affiliated with

Also associated with

Rating

Compiler method for extracting and accelerator template program does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Compiler method for extracting and accelerator template program, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Compiler method for extracting and accelerator template program will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2724836