Data processing: software development – installation – and managem – Software program development tool – Translation of code
Reexamination Certificate
2005-10-25
2005-10-25
Das, Chameli C. (Department: 2192)
Data processing: software development, installation, and managem
Software program development tool
Translation of code
C717S130000, C717S131000, C717S154000, C712S207000, C712S208000
Reexamination Certificate
active
06959435
ABSTRACT:
A compiler-directed speculative approach to resolve performance-degrading long latency events in an application is described. One or more performance-degrading instructions are identified from multiple instructions to be executed in a program. A set of instructions prefetching the performance-degrading instruction is defined within the program. Finally, at least one speculative bit of each instruction of the identified set of instructions is marked to indicate a predetermined execution of the instruction.
REFERENCES:
patent: 5651124 (1997-07-01), Shen et al.
patent: 5704053 (1997-12-01), Santhanam
patent: 5751945 (1998-05-01), Levine et al.
patent: 5751985 (1998-05-01), Shen et al.
patent: 5854934 (1998-12-01), Hsu et al.
patent: 5909567 (1999-06-01), Novak et al.
patent: 5933643 (1999-08-01), Holler
patent: 6070009 (2000-05-01), Dean et al.
patent: 6421826 (2002-07-01), Kosche et al.
patent: 6560693 (2003-05-01), Puzak et al.
patent: 6567975 (2003-05-01), Damron
patent: 6675374 (2004-01-01), Pieper et al.
patent: 6681387 (2004-01-01), Hwu et al.
TITLE: Load Execution Latency Reduction, author: Black et al, ACM, 1998.
TITLE: Tolerating Memory Latency through Software-Controlled Pre-Execution in Simultaneous Multithreading Processors, author: Luk, IEEE, May 2001.
TITLE: Improving Balanced Scheduling with Compiler Optimizations that Increase Instruction-Level Parallelism, author: Lo et al, ACM, 1995.
Craig B. Zilles et al., Understanding the Backward Slices of Performance Degrading Instructions, Article, Jun. 12-14, 2000, 10 pages, Proceedings of the 27thAnnual International Symposium on Computer Architecture (ISCA-2000).
Jamison D. Collins et al., Speculative Precomputation: Long-range Prefetching of Delinquent Loads, Article, Jul. 2001, pp. 14-25, Proceedings of the 28thAnnual International Symposium on Computer Architecture.
Ju Dz-Ching
Wu Youfeng
Blakely , Sokoloff, Taylor & Zafman LLP
Das Chameli C.
Intel Corporation
LandOfFree
Compiler-directed speculative approach to resolve... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Compiler-directed speculative approach to resolve..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Compiler-directed speculative approach to resolve... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3473808