Compiler device with branch instruction inserting unit

Details Compiler device with branch instruction inserting unit Compiler device with branch instruction inserting unit

2006-07-04

2006-07-04

Chaki, Kakali (Department: 2193)

Data processing: software development, installation, and managem

Software program development tool

Translation of code

Reexamination Certificate

active

07073169

ABSTRACT:
A compiler device includes a conditional-executable-instruction generation unit and a branch instruction insertion unit. The conditional-executable-instruction generation unit generates a conditional executable instruction that is executed when a condition that the conditional executable instruction refers to is satisfied. In the case where there is a section containing a non-executive condition under which no instruction is executed in one cycle or a plurality of cycles in series, the branch instruction insertion unit inserts a conditional branch instruction that refers to the non-executive condition and instructs to branch to a cycle immediately after a last cycle of the section, to after an instruction of a cycle immediately before a start of the section. Thus, a compiler device employing conditional executable instructions is provided that is capable of generating an assembler code that does not degrade the performance when the instructions are executed, even if a source program includes a branch instruction that causes a then part and an else part to be executed through unbalanced numbers of cycles, respectively.

REFERENCES:
patent: 5151991 (1992-09-01), Iwasawa et al.
patent: 5764951 (1998-06-01), Ly et al.
patent: 5815719 (1998-09-01), Goebel
patent: 5930510 (1999-07-01), Beylin et al.
patent: 6016399 (2000-01-01), Chang
patent: 6026240 (2000-02-01), Subramanian
patent: 6192515 (2001-02-01), Doshi et al.
patent: 6230317 (2001-05-01), Wu
patent: 6634024 (2003-10-01), Tirumalai et al.
patent: 2002/0087851 (2002-07-01), Yoshioka
patent: 2002/0112228 (2002-08-01), Granston et al.
patent: 2002/0124159 (2002-09-01), Bekooji et al.
patent: 2003/0023838 (2003-01-01), Karim et al.
Lam, M. S., Software pipelining: A effective scheduling techinque for VLIW machines, Jun. 1988, Proceedings of the ACM SIGPLAN 1988 Conference on Programming Language Design and Implementation, pp. 318-328.
“Compliers: Structure and Optimization” Sep. 1999, authored by Ikuo Nakata, published by Asakura-shoten, pp. 373-376.

Affiliated with

Also associated with

Rating

Compiler device with branch instruction inserting unit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Compiler device with branch instruction inserting unit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Compiler device with branch instruction inserting unit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3526944