Compiler apparatus and method for optimizing loops in a...

Data processing: software development – installation – and managem – Software program development tool – Translation of code

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C717S151000, C717S158000

Reexamination Certificate

active

06938249

ABSTRACT:
A profile-based loop optimizer generates an execution frequency table for each loop that gives more detailed profile data that allows making a more intelligent decision regarding if and how to optimize each loop in the computer program. The execution frequency table contains entries that correlate a number of times a loop is executed each time the loop is entered with a count of the occurrences of each number during the execution of an instrumented instruction stream. The execution frequency table is used to determine whether there is one dominant mode that appears in the profile data, and if so, optimizes the loop according to the dominant mode. The optimizer may perform optimizations by peeling a loop, by unrolling a loop, and by performing both peeling and unrolling on a loop according to the profile data in the execution frequency table for the loop. In this manner the execution time of the resulting code is minimized according to the detailed profile data in the execution frequency tables, resulting in a computer program with loops that are more fully optimized.

REFERENCES:
patent: 5768592 (1998-06-01), Chang
patent: 5950003 (1999-09-01), Kaneshiro et al.
patent: 6006033 (1999-12-01), Heisch
patent: 6026234 (2000-02-01), Hanson et al.
patent: 6029004 (2000-02-01), Bortnikov et al.
patent: 6253373 (2001-06-01), Peri
patent: 6292934 (2001-09-01), Davidson et al.
patent: 6308324 (2001-10-01), Roediger et al.
patent: 6327699 (2001-12-01), Larus et al.
patent: 6327704 (2001-12-01), Mattson et al.
patent: 6332214 (2001-12-01), Wu
patent: 6631518 (2003-10-01), Bortnikov et al.
patent: 6662358 (2003-12-01), Berry et al.
patent: 6728955 (2004-04-01), Berry et al.
patent: 6751789 (2004-06-01), Berry et al.
Tallman, “Extended path profiling across loop backedges and procedure boundaries”, IEEE, Proc. of the International Symp. on CGO, pp 1-12, Sep. 2004.
Mcfarling, “Reality based optimization”, IEEE, pp 59-68, 2003.
Hall, “Call path profiling”, ACM pp 296-306, 1992.
Cai et al, “Optimal and efficient speculation based partial redundancy elimination”, IEEE, pp 91-102, 2003.
Krintz, “Coupling on line and off line profile information to improve program performance”, IEEE, pp 69-78, 2003.
Chen et al, “Dynamic trace selection using performance monitoring hardware sampling”, IEEE, pp 79-90, 2003.
Joshi et al, “Targeted path profiling: lower overhead path profiling for staged dynamic optimization systems”, IEEE, Proc. of the International Symp. CGO, pp 1-12, Sep. 2004.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Compiler apparatus and method for optimizing loops in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Compiler apparatus and method for optimizing loops in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Compiler apparatus and method for optimizing loops in a... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3470763

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.