Compensation scheme for reducing delay in a digital...

Details Compensation scheme for reducing delay in a digital... Compensation scheme for reducing delay in a digital...

2005-07-19

2005-07-19

Mai, Tan V. (Department: 2193)

Electrical computers: arithmetic processing and calculating

Electrical digital calculating computer

Particular function performed

Reexamination Certificate

active

06920471

ABSTRACT:
A simple, power efficient and inexpensive digital compensation scheme for reducing delay in a digital impedance matching circuit to improve return loss. The scheme employs a digital filter to compensate for the absolute sampling and digital delays associated with a digital impedance matching circuit. The digital filter is based on the low-pass function of a DAC response, and can easily be modified to correct for not only the DAC response delay, but also other delays in the digital impedance matching circuit. The digital filter is very simple to implement and can add or subtract delays from the overall system.

REFERENCES:
patent: 4677671 (1987-06-01), Galand et al.
patent: 4720861 (1988-01-01), Bertrand
patent: 4790015 (1988-12-01), Callens et al.
patent: 4860317 (1989-08-01), Tomlinson
patent: 6047254 (2000-04-01), Ireton et al.
patent: 2003/0074192 (2003-04-01), Choi et al.
patent: 2004/0102967 (2004-05-01), Furuta et al.

Affiliated with

Also associated with

Rating

Compensation scheme for reducing delay in a digital... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Compensation scheme for reducing delay in a digital..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Compensation scheme for reducing delay in a digital... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3433321