Compensation circuit for clock jitter compensation

Details Compensation circuit for clock jitter compensation Compensation circuit for clock jitter compensation

2007-08-28

2007-08-28

JeanPierre, Peguy (Department: 2819)

Coded data generation or conversion

Converter calibration or testing

C341S144000

Reexamination Certificate

active

11451229

ABSTRACT:
A compensation circuit for a digital/analogue converter, which is clocked by a clock signal comprising a jitter and converts a digital input data signal into an analogue output data signal comprising a jitter error due to said jitter, comprises a measurement circuit for measuring the jitter and a modelling circuit for generating a digital modelled jitter error signal which simulates the jitter error dependent on the measured jitter and the digital input data signal, wherein the digital modelled jitter error signal is subtracted from the digital input data signal.

REFERENCES:
patent: 5241384 (1993-08-01), Maetani
patent: 5576664 (1996-11-01), Herold et al.
patent: 5638010 (1997-06-01), Adams
patent: 6278394 (2001-08-01), May
patent: 6628711 (2003-09-01), Mathew et al.
patent: 6640193 (2003-10-01), Kuyel
patent: 7095819 (2006-08-01), Bellaouar et al.
patent: 7177430 (2007-02-01), Kim
German Office Action dated Mar. 13, 2006.

Affiliated with

Also associated with

Rating

Compensation circuit for clock jitter compensation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Compensation circuit for clock jitter compensation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Compensation circuit for clock jitter compensation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3889089