Active solid-state devices (e.g. – transistors – solid-state diode – Non-single crystal – or recrystallized – semiconductor... – Field effect device in non-single crystal – or...
Patent
1991-11-04
1993-09-07
James, Andrew J.
Active solid-state devices (e.g., transistors, solid-state diode
Non-single crystal, or recrystallized, semiconductor...
Field effect device in non-single crystal, or...
257368, 257903, H01L 2701
Patent
active
052432033
ABSTRACT:
A pair of first and second thin film transistors (TFTs). The transistors are formed from a first continuous, conductive region (38) and a second continuous, conductive region (39) which underlies the first conductive region (38). The first transistor has a source region (50), a drain region (54), and a channel region (52) created from three distinct and separate regions of conductor region (39). The first transistor has a gate region (53) that overlies the channel region (52). The gate region (53) is formed from a distinct region of conductive region (38). The second transistor has a source region (44), a drain region (48), and a channel region (46) which are created from three distinct and separate regions of conductor region (38). The second transistor has a gate region (47) that underlies the channel region (46). The gate region (47) is formed from a distinct region of conductive region (39).
REFERENCES:
patent: 5001539 (1991-03-01), Inoue et al.
patent: 5034797 (1991-07-01), Yamanaka et al.
patent: 5095347 (1992-03-01), Kirsch
Complementary FET Memory Cell, IBM Technical Disclosures Bulletin, by R. R. Garnache, published May 1976.
Baker Frank K.
Hayden James D.
Bowers Courtney A.
James Andrew J.
King Robert L.
Motorola Inc.
LandOfFree
Compact transistor pair layout and method thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Compact transistor pair layout and method thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Compact transistor pair layout and method thereof will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-489981