Compact packet switching node storage architecture employing...

Details Compact packet switching node storage architecture employing... Compact packet switching node storage architecture employing...

2004-03-29

2009-02-03

Vu, Thong H (Department: 2419)

Multiplex communications

Pathfinding or routing

Switching a message which includes an address header

C711S158000, C711S150000

Reexamination Certificate

active

07486688

ABSTRACT:
A two-chip/single-die switch architecture and a method for accessing a DDR SDRAM memory store in a switching environment are presented. The two-chip/single-die architecture includes an internal memory storage block on the single-die, an external memory storage interface to a Double Data Rate Synchronous Dynamic Random Access Memory (DDR SDRAM), an external memory manager, and a packet data transfer engine effecting packet data transfers between an internal memory store and the external DDR SDRAM memory. The packet data transfer engine operates as an adaptation layer addressing issues related to employing appropriate: addressing schemes, granule sizes, memory transfer burst sizes, access timing, etc. The packet data transfer engine includes a minimal number of dual mode operational blocks such as: a queue manager, and adaptation receive and transmit blocks. The method relates to a packet data transfer discipline addressing random memory access latencies incurred in employing DDR SDRAM, using predictive bank switching to hide random access latencies, packet length dependent variable memory write burst lengths to minimize bank switching, and performing memory read and write operations during corresponding read and write windows. Advantages are derived from the a space-efficient two-chip/single-die switching node architecture implemented with a reduced amount of dual mode logic, and also from DDR SDRAM bandwidth utilization efficiencies.

REFERENCES:
patent: 6006303 (1999-12-01), Barnaby et al.
patent: 6598132 (2003-07-01), Tran et al.
patent: 6667744 (2003-12-01), Buckelew et al.
patent: 6912612 (2005-06-01), Kapur et al.
patent: 7215666 (2007-05-01), Beshai et al.
patent: 2003/0177320 (2003-09-01), Sah et al.
patent: 2004/0022094 (2004-02-01), Radhakrishnan et al.
patent: 2004/0120349 (2004-06-01), Border et al.
patent: 2004/0199729 (2004-10-01), Ross
patent: 2005/0240745 (2005-10-01), Iyer et al.
A 110 nm 512 Mb DDR DRAM with vertical transistor trench cell Wuensche, S.; VLSI Circuits Digest of Technical Papers, 2002. Symposium on Jun. 13-15, 2002 pp. 114-115.
Design of the high-speed, high-precision and large-scale data acquisition system Hou Xiaomin; Wang Xiaohong; Long Teng; Signal Processing, 2004. Proceedings. ICSP '04. 2004 7th International Conference on vol. 1, Aug. 31-Sep. 4, 2004 pp. 563-566 vol. 1.
Adaptable ferroelectric memories for space applications Kamp, D.A.; DeVilbiss, A.D.; Philpy, S.C.; Derbenwick, G.F.; Non-Volatile Memory Technology Symposium, 2004 Nov. 15-17, 2004 pp. 149-152.
Micron Technology, Inc.; “Double Data Rate (DDR) SDRAM” Product Specification; 2003; pp. 1-83; Micron Technology, Inc.; Boise, Idaho, USA.

Affiliated with

Also associated with

Rating

Compact packet switching node storage architecture employing... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Compact packet switching node storage architecture employing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Compact packet switching node storage architecture employing... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4136204