Compact buffer design for serial I/O

Details Compact buffer design for serial I/O Compact buffer design for serial I/O

1999-05-20

2000-12-26

Wambach, Margaret R.

Electrical pulse counters, pulse dividers, or shift registers: c

Shift register

377 54, G11C 1900

Patent

active

061671096

ABSTRACT:
A buffer design for use in digital signal processing for providing parallel shifting of digital data and serial output of the shifted data. The buffer includes an input shift register for receiving and shifting an input digital word, and one or more parallel shift registers connected to the input shift register for receiving and parallel shifting the shifted digital word output by the input shift register. An output shift register is connected to the parallel shift registers for shifting and serially outputting the shifted data word. The use of parallel shift registers in the inventive buffer allows for a more efficient use of chip surface area in the buffer design, thereby increasing overall chip yield and reducing chip cost.

REFERENCES:
patent: 3950635 (1976-04-01), Constant
patent: 3965342 (1976-06-01), Constant
patent: 4025772 (1977-05-01), Constant
patent: 4080660 (1978-03-01), Constant
patent: 5042007 (1991-08-01), D'Luna

Affiliated with

Also associated with

Rating

Compact buffer design for serial I/O does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Compact buffer design for serial I/O, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Compact buffer design for serial I/O will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1003394