Communications in a processor array

Details Communications in a processor array Communications in a processor array

2011-07-26

2011-07-26

Treat, William M (Department: 2181)

Electrical computers and digital processing systems: processing

Processing architecture

Array processor

Reexamination Certificate

active

07987340

ABSTRACT:
Data is transmitted from a sending processor over a network to one or more receiving processor in a forward direction during an allocated slot, and acknowledge signals are sent in a reverse direction during the same allocated slot, to indicate whether the receiving processor is able to receive data If one or more of the receiving processors indicates that it is unable to receive the data, the data is retransmitted during the next allocated slot. This means that the sending processor is able to determine within the slot period whether a retransmission is necessary, but that the slot period only needs to be long enough for one-way communication.

REFERENCES:
patent: 4698746 (1987-10-01), Goldstein
patent: 4914653 (1990-04-01), Bishop et al.
patent: 5410723 (1995-04-01), Caesar et al.
patent: 5802561 (1998-09-01), Fava et al.
patent: 5826033 (1998-10-01), Hayashi et al.
patent: 5951664 (1999-09-01), Lambrecht et al.
patent: 5959995 (1999-09-01), Wicki et al.
patent: 6424870 (2002-07-01), Maeda et al.
patent: 7161978 (2007-01-01), Lu et al.
patent: 2004/0078548 (2004-04-01), Claydon et al.
patent: WO 02/50624 (2002-06-01), None
PCT International Search Report, dated Dec. 2, 2004, in connection with International Application No. PCT/GB2004/000673.
PCT Written Opinion, dated Dec. 2, 2004, in connection with International Application No. PCT/GB2004/000673.
International Preliminary Report on Patentability, dated May 3, 2005, in connection with International Application No. PCT/GB2004/000673.
Shiroshita, T. et al. “Reliable data distribution middleware for large-scale massive data replication” Parallel and Distributed Information Systems, 1996., Fourth International Conference on Miami Beach, FL, USA Dec. 18-20, 1996, Los Alamitos, CA, USA, IEEE Comput. Soc, US, Dec. 18, 1996, pp. 196-205, XP010213188 ISBN: 0-8186-7475-X.
Levine B. N. et al.: “A comparison of known classes of reliable multicast protocols” Network Protocols, 1996 International Conference on Columbus, OH USA Oct. 29-Nov. 1, 1996, Los Alamitos, CA USA, IEEE Comput. Soc. US. Oct. 29, 1996, pp. 112-121, XP010204425 ISBN: 0-8186-7453-9.
U.K. Search Report, dated Sep. 18, 2003, in connection with GB Application No. GB 0304055.7.

Affiliated with

Also associated with

Rating

Communications in a processor array does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Communications in a processor array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Communications in a processor array will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2640601