Multiplex communications – Data flow congestion prevention or control – Flow control of data transmission through a network
Reexamination Certificate
2011-05-10
2011-05-10
Pham, Chi H (Department: 2471)
Multiplex communications
Data flow congestion prevention or control
Flow control of data transmission through a network
Reexamination Certificate
active
07940666
ABSTRACT:
A network and a data transmission method between elements in such a network using an asynchronous communication protocol of the “send/accept” type. At least one node in the network operations without an internal clock, this node determining a transfer hierarchy between two data packets to be routed to the same output, at least as a function of a priority channel information associated with each data packet.
REFERENCES:
patent: 5812534 (1998-09-01), Davis et al.
patent: 6597920 (2003-07-01), Yegani et al.
patent: 6859454 (2005-02-01), Bowes
patent: 6917589 (2005-07-01), Berenbaum
patent: 2004/0017820 (2004-01-01), Garinger et al.
patent: 2004/0081193 (2004-04-01), Forest et al.
patent: 2004/0090964 (2004-05-01), Reed et al.
patent: 2004/0179535 (2004-09-01), Bertagna
patent: 2006/0190852 (2006-08-01), Sotiriou
patent: 2006/0227811 (2006-10-01), Hussain et al.
patent: 2007/0277053 (2007-11-01), Timmermans
patent: 2008/0123541 (2008-05-01), Dielissen et al.
patent: 2008/0137564 (2008-06-01), Herrmann
patent: 2008/0144493 (2008-06-01), Yeh
patent: WO 03/065236 (2003-08-01), None
Dong Wu, Bashir M. Al-Hashimi, Marcus T. schmitz “Improving routing efficiency for network on chip through contention aware input selection”Publications Date: Jan. 24-27, 2006 Design Automation, 2006. Asia and South Pacific Conference on.
“Asynchronous network node design for network on chip” Xin Wang, David Siguenza-Tortosa, Tapani Ahonen, Jari Nurmi Publication Date: Jul. 14-15, 2005 Signals, Circuits and Systems, 2005. ISSCS 2005. International Symposium on.
French Search Report, based on FR 05 50611, Jul. 25, 2005.
Bolotin et al., “Cost Considerations in Network On Chip,” Integration, the VLSI Journal, North-Holland Publishing Co., Amsterdam, NL, vol. 38, No. 1, Oct. 2004, pp. 19-42.
Bystrov, A. et al., “Priority Arbiters,” University of Newcastle, IEEE, ASYNC 2000, pp. 128-137.
Bainbridge, John et al., “CHAIN: A Delay-Insensitive Chip Area,” Proceedings of Int. Symposium on Advanced Research in Asynchronous Circuits and Systems, IEEE, Micro, Sep.-Oct. 2002, pp. 16-23.
Felicijan, Tomaz et al., “Quality of Service (QoS) for Asynchronous On-Chip Networks,” University of Manchester, Oxford, UK, Sep. 2003, 7 pages.
Glass, Christopher J. et al., “The Turn Model for Adaptive Routing,” ACM, Michigan State University, 2002, pp. 278-287.
Moore, Simon et al., “Point to Point GALS Interconnect,” Proceedings of 8thASYNC, 2002, 7 pages.
Rijpkema, E. et al., “Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip,” IEE Proceedings of DATE Conference, vol. 150, No. 5, Sep. 2003, pp. 294-302.
Abrial, A. et al., “A New Contactless Smartcard IC Using An On-Chip Antenna And An Asynchronous Micro-Controller,” 4 pages.
Banerjee, Nilanjan et al., “A Power and Performance Model For Network-on-Chip Architectures,” Proceedings of the Design, Automation And Test In Europe Conference And Exhibition, 2004, 4 pages.
Duc, Anh Vu Dinh et al., Synthesis Of QDI Asynchronous Circuits From DTL-Style Petri-Net, IWLS-02, 11thIEEE/ACM International Workshop On Logic & Synthesis, New Orleans, Louisiana, Jun. 4-7, 2002, pp. 191-196.
Duc, Anh Vu Dinh, “TAST CAD Tools”, Tima Laboratory, CIS group: http://www.tima.imag.fr/cis, ISRN: TIMA-RR—Feb. 7, 2001-FR, 46 pages.
Felicijan, Tomaz, An Asynchronous Low Latency Arbiter For Quality Of Service (QoS) Applications, ICM 2003, pp. 123-126.
Felicijan, Tomaz, “An Asynchronous On-Chip Network Router with Quality-of-Service (QoS) Support,” IEEE 2004, pp. 274-277.
Martin, Alain J., “Synthesis Of Asynchronous VLSI Circuits,” California Institute Of Technology, Computer Science Department, Caltec-CS-TR-93-28, 1991, 147 pages.
Renaudin, M. et al., “ASPRO-216: A Standard-Cell Q.D.I. 16-Bit RISC Asynchronous Microprocessor,” Asinc 1998, 10 pages.
Rigaud, J-B. et al., “Modeling And Design Of Asynchronous Priority Arbiters For On-Chip Communication Systems,” Tima Laboratory (France), pp. 313-324.
Rigaud, Jean-Baptiste, Specification De Bibliotheques Pour La Synthese De Circuits Asynchrones, Dec. 23, 2002, 203 pages.
Vivet, Pascal, Marc, “Une Methodologie De Conception De Circuits Integres Quasi-Insensibles Aux Delais: Application A L'Etude Et A La Realisation D'Un Processeur RISC 16-Bit Asynchrone,” Jun. 21, 2001, 257 pages.
Beigne Edith
Quartana Jérôme
Renaudin Marc
Vivet Pascal
Centre National de la Recherche Scientifique
Commissariat a l''Energie Atomique
Institut National Polytechnique de Grenoble
Ng Fan
Nixon & Peabody LLP
LandOfFree
Communication node architecture in a globally asynchronous... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Communication node architecture in a globally asynchronous..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Communication node architecture in a globally asynchronous... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2654504