Communication channel calibration for drift conditions

Details Communication channel calibration for drift conditions Communication channel calibration for drift conditions

2006-07-21

2008-08-19

Tran, Khai (Department: 2611)

Pulse or digital communications

Cable systems and components

C375S222000

Reexamination Certificate

active

07415073

ABSTRACT:
A method and system provides for execution of calibration cycles from time to time during normal operation of the communication channel. A calibration cycle includes de-coupling the normal data source from the transmitter and supplying a calibration pattern in its place. The calibration pattern is received from the communication link using the receiver on the second component. A calibrated value of a parameter of the communication channel is determined in response to the received calibration pattern. The steps involved in calibration cycles can be reordered to account for utilization patterns of the communication channel. For bidirectional links, calibration cycles are executed which include the step of storing received calibration patterns on the second component, and retransmitting such calibration patterns back to the first component for use in adjusting parameters of the channel at first component.

REFERENCES:
patent: 3155102 (1964-11-01), Niederer, Jr. et al.
patent: 3638121 (1972-01-01), Spilker, Jr.
patent: 3922491 (1975-11-01), Bjork et al.
patent: 4384354 (1983-05-01), Crawford et al.
patent: 4648133 (1987-03-01), Vilnrotter
patent: 5111208 (1992-05-01), Lopez
patent: 5122978 (1992-06-01), Merrill
patent: 5243626 (1993-09-01), Devon et al.
patent: 5436908 (1995-07-01), Fluker et al.
patent: 5485490 (1996-01-01), Leung et al.
patent: 5511091 (1996-04-01), Saito et al.
patent: 5523760 (1996-06-01), McEwan
patent: 5548146 (1996-08-01), Kuroda et al.
patent: 5554945 (1996-09-01), Lee et al.
patent: 5621913 (1997-04-01), Tuttle et al.
patent: 5742798 (1998-04-01), Goldrian
patent: 5859881 (1999-01-01), Ferraiolo et al.
patent: 6047346 (2000-04-01), Lau et al.
patent: 6163570 (2000-12-01), Olafsson
patent: 6173345 (2001-01-01), Stevens
patent: 6219384 (2001-04-01), Kliza et al.
patent: 6282210 (2001-08-01), Rapport et al.
patent: 6321282 (2001-11-01), Horowitz et al.
patent: 6359931 (2002-03-01), Perino et al.
patent: 6369652 (2002-04-01), Nguyen et al.
patent: 6377640 (2002-04-01), Trans
patent: 6396329 (2002-05-01), Zerbe
patent: 6421389 (2002-07-01), Jett et al.
patent: 6434081 (2002-08-01), Johnson et al.
patent: 6442644 (2002-08-01), Gustavson et al.
patent: 6448815 (2002-09-01), Talbot et al.
patent: 6463392 (2002-10-01), Nygaard et al.
patent: 6469555 (2002-10-01), Lau et al.
patent: 6473439 (2002-10-01), Zerbe et al.
patent: 6484232 (2002-11-01), Olarig et al.
patent: 6510503 (2003-01-01), Gillingham et al.
patent: 6539072 (2003-03-01), Donnelly et al.
patent: 6556934 (2003-04-01), Higashide et al.
patent: 6560716 (2003-05-01), Gasparik et al.
patent: 6606350 (2003-08-01), Dress, Jr. et al.
patent: 6606576 (2003-08-01), Sessions
patent: 6643787 (2003-11-01), Zerbe et al.
patent: 6657468 (2003-12-01), Best et al.
patent: 6662305 (2003-12-01), Salmon et al.
patent: 6690741 (2004-02-01), Larrick, Jr. et al.
patent: 6717992 (2004-04-01), Cowie et al.
patent: 6735709 (2004-05-01), Lee et al.
patent: 6889357 (2005-05-01), Keeth et al.
patent: 6920540 (2005-07-01), Hampel et al.
patent: 7095789 (2006-08-01), Ware et al.
patent: 7099424 (2006-08-01), Chang et al.
patent: 7175940 (2007-02-01), Laidig et al.
patent: 2001/0048382 (2001-12-01), Low et al.
patent: 2001/0053175 (2001-12-01), Hoctor et al.
patent: 2001/0056332 (2001-12-01), Abrosimov et al.
patent: 2002/0054648 (2002-05-01), Krummrich et al.
patent: 2002/0072870 (2002-06-01), Adam et al.
patent: 2002/0138224 (2002-09-01), Sessions
patent: 2002/0149824 (2002-10-01), Beaulieu et al.
patent: 2003/0026399 (2003-02-01), Carlson
patent: 2003/0063597 (2003-04-01), Suzuki
patent: 2003/0117864 (2003-06-01), Hampel et al.
patent: 2003/0146800 (2003-08-01), Dvorak
patent: 2003/0149991 (2003-08-01), Reidhead et al.
patent: 2003/0198212 (2003-10-01), Hoctor et al.
patent: 2003/0198308 (2003-10-01), Hoctor et al.
patent: 2004/0032354 (2004-02-01), Knobel et al.
patent: 2004/0057500 (2004-03-01), Balachandran et al.
patent: 2004/0217881 (2004-11-01), Pedyash et al.
patent: 2005/0163202 (2005-07-01), Hampel et al.
patent: 02000035831 (2000-02-01), None
Daniele, N. et al., “Principle and Motivations of UWB Technology for High Data Rate WPAN Applications,” SOC 2003, 4 pages.
Win, Moe Z., et al., “Impulse Radio: How it works,” IEEE Communications Letters 2(2), Feb. 1998, 36-38.
Daniele, Norbert, “Ultra Wide Band Principles and Applications for Wireless Communications,” CEA-LETI Annual Review, Jun. 25-26,2002, 24 pages.
Yang, Chih-Kong Ken “Design of High-Speed Serial Links in CMOS” Technical Report No. CSL-TR-98-775, Sponsored By Center for Integrated Systems, Sun Microsystems and LSI Logic Inc. Dec. 1998, pp. 1-182.
RaSer™ X Product Brief, “Highly Flexible 10 Gbps Backplane Serial Link Interface,” Copyright 2003 Rambus, Inc., all rights reserved, 2 pages.
Yellowstone Technology Brief, “High Performance Memory Interface Technology,” Copyright 2003 Rambus, Inc., all rights reserved, 2 pages.
Paris, Lluis et al, “WP 24.3 A 800B/s 72Mb SLDRAM with Digitally-Calibrated DLL,” IEEE International Solid-State Circuits Conference (1999), 13 pages.
Nakase, Yasunobu et al, “Source-Synchronization and Timing Vernier Techniques for 1.2-GB/s SLDRAM Interface,” IEEE Journal of Solid-State Circuits, vol. 34, No. 4 (Apr. 1999), 494-501.
Gillingham, Peter, “SLDRAM Architectural and Functional Overview,” SLDRAM Consortium (Aug. 29, 1997), 1-14.
“Draft Standard for a High-Speed Memory Interface (SyncLink)”, Draft 0.99 IEEE P1596.7- 199x (1996), 56 pages.
Gillingham, Peter, “SLDRAM: High-Performance, Open-Standard Memory,” IEEE (1997), 29-39.
SLDRAM Inc., “400 Mb/s/pin SLDRAM,” Draft Advance (Jul. 9, 1998), 1-69.
Zerbe, Jared et al., U.S. Appl. No. 09/776,550, filed Feb. 2, 2001, entitled “Method and Apparatus for Evaluating and Calibrating a Signaling System. ”
Zerbe, Jared et al., U.S. Appl. No. 09/976,170, filed Oct. 21, 2001, entitled “Method and Apparatus for Evaluating and Optimizing a Signaling System. ”
Rambus “Direct Rambus Short Channel Layout Guide, Version 0.95” (Aug. 2001), 40 pages.
Rambus “Direct Rambus Long Channel Design Guide” (2000), 45 pages.
Rambus, Inc. “RDRAM Direct Rambus Clock Generator” (Apr. 2002), 22 pages.
RDRAM® Overview, “High Performance Memory Interface Solution”, Copyright 2003 Rambus, Inc., all rights reserved, 4 pages.
Redwood Technology Brief “High Performance Parallel Bus Interface Technology”, Copyright 2003 Rambus, Inc., all rights reserved, 2 pages.
Lewis, Dave, “Easy-to Use LVDS Serdes for the Serdes Neophyte” National Semiconductor, (Jun. 16, 2003), pp. 1-5.
Intel “How to Measure RDRAM* System Clock Jitter” Application Note AP-667 (Jun. 1999), pp. 1-15.
Widmer, A.X., et al., “A DC-Balanced, Partitioned-Block, 8B/10B Transmission Code,” IBM J. Res. Develop., vol. 27, No. 5, Sep. 1983, 440-451.
Banu, Mihai, et al., “TA 6.4: A 660Mv/s CMOS Clock Recovery Circuit with Instantaneous Locking for NRZ Data and Burst-Mode Transmission,” IEEE International Solid State Circuits Conference, 1993, 102-103, 270.
Eldering, Charles A., et al., “Digital Burst Mode Clock Recovery Technique for Fiber-Optic Systems,” Journal of Lightwave Technology, vol. 12, No. 2, Feb. 1994, 271.
Chang, Ken K. Y., et al., “A 2 Gb/s Asymmetric Serial Link for High-Bandwidth Packet Switches,” Hot Interconnects V, Stanford University, Aug. 1997, 1-9.
Hu, Timothy H., et al., “A Monolithic 480 Mb/s Parallel AGC/Decision/Clock-Recovery Circuit in 1.2-μ CMOS,” IEEE Journal of Solid-State Circuits, vol. 28, No. 12, Dec. 1993, 1314-1320.
Kim, SungJoon, et al, “An 800Mbps Multi-Channel CMOS Serial Link with 3x Oversampling,” IEEE 1995 Custom Integrated Circuits Conference, 22.7.1-22.7.4.
Nakamura, Kazuyuki, et al., “A 6 Gbps CMOS Phase Detecting DEMUX Module

Affiliated with

Also associated with

Rating

Communication channel calibration for drift conditions does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Communication channel calibration for drift conditions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Communication channel calibration for drift conditions will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4011320