Patent
1996-05-03
1998-12-15
Shin, Christopher B.
395844, 395837, 395838, 395839, 395858, 395872, G06F 1312
Patent
active
058505709
ABSTRACT:
A direct memory access controller (DMAC) comprises a chain DMA mode (which does not require a predetermined software process) and a normal DMA mode (which requires a predetermined software process). When a communication apparatus is in a normal-reception state, data is received utilizing the chain DMA mode and when the apparatus is in a reception-busy state, data is received utilizing the normal DMA mode. By virtue of this feature, in a normal data reception, a memory designated as a DMA transfer destination is switched without delay which will be caused by a software process, thereby preventing overflows of received data due to overhead required by a CPU.
REFERENCES:
patent: 5193169 (1993-03-01), Ishikawa
patent: 5325489 (1994-06-01), Mitsuhira et al.
patent: 5481756 (1996-01-01), Kanno
patent: 5497501 (1996-03-01), Kohzono et al.
patent: 5561816 (1996-10-01), Mitxuhira et al.
patent: 5594923 (1997-01-01), Inoue et al.
patent: 5613162 (1997-03-01), Kabenjian
patent: 5623606 (1997-04-01), Yokoyama et al.
patent: 5623622 (1997-04-01), Yuki et al.
patent: 5664116 (1997-09-01), Gaytan et al.
patent: 5696989 (1997-12-01), Miura et al.
patent: 5768621 (1998-01-01), Young
Canon Kabushiki Kaisha
Shin Christopher B.
LandOfFree
Communication apparatus for performing data transfer utilizing d does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Communication apparatus for performing data transfer utilizing d, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Communication apparatus for performing data transfer utilizing d will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1464988