Common source EEPROM and flash memory

Static information storage and retrieval – Floating gate

Reissue Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S185050, C365S185330

Reissue Patent

active

RE040976

ABSTRACT:
A nonvolatile memory array is arranged as a plurality of rows and columns of memory cell transistors. The sources of the memory cell transistors in each row of the array are electrically coupled together. The control gates of the memory cell transistors associated with a row in the array are coupled to a wordline associated with that row. The drains of the memory cell transistors in a column of the array are coupled to a bitline associated with that column. A source transistor is associated with each row and has its source coupled to a common source line, its drain coupled to the sources of all memory cell transistors in that row, and a gate coupled to the wordline. An array of split-gate nonvolatile memory cells is also disclosed.

REFERENCES:
patent: 4451748 (1984-05-01), Amrany
patent: 4972371 (1990-11-01), Komori et al.
patent: 5097444 (1992-03-01), Fong
patent: 5398204 (1995-03-01), Maruyama
patent: 5732018 (1998-03-01), Choi et al.
patent: 5745417 (1998-04-01), Kobayashi et al.
patent: 5910913 (1999-06-01), Kato et al.
patent: 5936883 (1999-08-01), Kurooka
patent: 5949718 (1999-09-01), Randolph et al.
patent: 5994732 (1999-11-01), Ajika
patent: 6243298 (2001-06-01), Lee et al.
patent: 6272046 (2001-08-01), Shimada
patent: 6288938 (2001-09-01), Park et al.
patent: 6310800 (2001-10-01), Takahashi
patent: 0326465 (1989-08-01), None
patent: 0655742 (1993-11-01), None
patent: WO02037502 (2002-05-01), None
IEEE Standard Definitions and Characterization of Floating Gate Semiconductor Arrays; IEEE Standard 1005-1998; The Institute of Electrical and Electronics Engineers, Inc.; Approved Jun. 25, 1998.
USPTO: PCT International Search Report, Serial. No. PCT/US01/45319; Jul. 17, 2003; 4 pages.
USPTO; PCT International Preliminary Examination Report, Serial No. PCT/US01/45319; Aug. 18, 2005; 4 pages.
Patent Abstracts of Japan; NEC Corp.; JP Publication No. 58028875; Publication Date: Feb. 19, 1983; 1 page.
Patent Abstracts of Japan; Toshiba Corp.; JP Publication No. 62060266; Publication Date: Mar. 16, 1987; 1 page.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Common source EEPROM and flash memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Common source EEPROM and flash memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Common source EEPROM and flash memory will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4142963

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.