Common-mode technique for a digital I/P class D loop

Details Common-mode technique for a digital I/P class D loop Common-mode technique for a digital I/P class D loop

2006-06-06

2008-08-19

Mottola, Steven J (Department: 2817)

Amplifiers

With semiconductor amplifying device

Including class d amplifier

C330S20700P

Reexamination Certificate

active

07414471

ABSTRACT:
A closed loop amplifier adapted to be directly connected to a battery having a battery voltage for powering the amplifier. The amplifier includes an amplifier stage having a node for receiving a control voltage for controlling a common mode voltage of the stage, a digital voltage indicator for generating a digital value corresponding to the battery voltage, and a common mode voltage supply providing the control voltage corresponding to the digital value.

REFERENCES:
patent: 7262658 (2007-08-01), Ramaswamy et al.
patent: 2005/0083115 (2005-04-01), Risbo
Walker, Geoff, et al., “Bandwidth Considerations for Multilevel Converters”, Jan. 1999, vol. 14, No. 1, pp. 74-81.

Affiliated with

Also associated with

Rating

Common-mode technique for a digital I/P class D loop does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Common-mode technique for a digital I/P class D loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Common-mode technique for a digital I/P class D loop will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4009476