Command encoded delayed clock generator

Details Command encoded delayed clock generator Command encoded delayed clock generator

1996-04-29

1997-07-29

Clawson, Jr., Joseph E.

Static information storage and retrieval

Addressing

Sync/clocking

395432, 395438, 395494, 395500, 365194, 36523008, G11C 800

Patent

active

056527330

ABSTRACT:
A clock feeding circuit to a semiconductor memory wherein the memory is comprised of separate independent control circuits each requiring a clock signal, comprising apparatus for receiving a control signal applied to one of the control circuits, and apparatus for applying a clock signal to the one of the independent control circuits, restricted to the one of the independent control circuits.

REFERENCES:
patent: 5521878 (1996-05-01), Ohtani et al.
patent: 5526316 (1996-06-01), Lin
patent: 5530677 (1996-06-01), Grover et al.
patent: 5532961 (1996-07-01), Mori et al.

Affiliated with

Also associated with

Rating

Command encoded delayed clock generator does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Command encoded delayed clock generator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Command encoded delayed clock generator will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-637733