Horology: time measuring systems or devices – Combined with disparate device
Patent
1977-11-23
1980-08-26
Rubinson, Gene Z.
Horology: time measuring systems or devices
Combined with disparate device
364705, 364707, 368 76, G06F 100, G04C 2300
Patent
active
042188768
ABSTRACT:
A combined timekeeper and calculator implemented on an LSI semiconductor chip includes a generator stage for generating basic clock signals and system clock signals which are obtainable by modifying the basic clock signals, and a processor stage responsive to the supply of the system clock signals for performing the operations required for the timekeeper mode and calculator mode. The basic clock signals also are modified to create second signals useful in the timekeeper mode. The generator to supply the processor unit with the system clock signals while the second signal is being generated. Upon completing the operations by the processor unit, a clock control circuit prevents the processor unit from being supplied with the system clock signals.
REFERENCES:
patent: 3813533 (1974-05-01), Cone et al.
patent: 3922526 (1975-11-01), Cochran
patent: 3941989 (1976-03-01), McLaughlin et al.
patent: 3955355 (1976-05-01), Luce
patent: 4035627 (1977-07-01), Dickinson et al.
patent: 4109315 (1978-08-01), Pan
patent: 4156281 (1979-05-01), Hirano et al.
patent: 4158285 (1979-06-01), Heinsen et al.
Hashimoto Shintarou
Nakagawa Hirohide
Nishimura Toshio
Isen Forester W.
Rubinson Gene Z.
Sharp Kabushiki Kaisha
LandOfFree
Combined timekeeper and calculator with low power consumption fe does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Combined timekeeper and calculator with low power consumption fe, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Combined timekeeper and calculator with low power consumption fe will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1300363