Pulse or digital communications – Equalizers
Reexamination Certificate
2004-11-24
2009-10-06
Bocure, Tesfaldet (Department: 2611)
Pulse or digital communications
Equalizers
C375S233000
Reexamination Certificate
active
07599431
ABSTRACT:
A communication system includes a transmitter, a communication channel, and a receiver. The transmitter includes a pre-emphasis module, a summing module, a line driver, and a decision feedback pre-emphasis (DFP) module to produce a pre-emphasized serial stream of data based on a communications channel response and an inter-symbol interference level. The receiver includes a linear equalizer, a summing module, a decision module, and a decision feedback equalization (DFE) module. The linear equalizer produces an equalized serial stream of data. The summing module sums at least one data element of the equalized serial stream of data with DFE data elements to produce equalized data elements. The decision module interprets the equalized data elements to produce interpreted data elements to DFE module, which produces the DFE data elements from the interpreted data elements.
REFERENCES:
patent: 4476491 (1984-10-01), Murata et al.
patent: 4760602 (1988-07-01), Gibson et al.
patent: 4872184 (1989-10-01), Yamaguchi et al.
patent: 5353306 (1994-10-01), Yamamoto
patent: 5361400 (1994-11-01), Kazecki et al.
patent: 5594756 (1997-01-01), Sakurai et al.
patent: 5661753 (1997-08-01), Iemura
patent: 5748674 (1998-05-01), Lim
patent: 5751769 (1998-05-01), Pressey et al.
patent: 5777692 (1998-07-01), Ghosh
patent: 6012161 (2000-01-01), Ariyavisitakul et al.
patent: 6047032 (2000-04-01), Zortea et al.
patent: 6327302 (2001-12-01), Shen
patent: 6366613 (2002-04-01), Sommer et al.
patent: 6519010 (2003-02-01), Twitchell et al.
patent: 6704365 (2004-03-01), Haycock
patent: 6751255 (2004-06-01), Reuven et al.
patent: 7184478 (2007-02-01), Popescu et al.
patent: 7319705 (2008-01-01), Wu et al.
patent: 2002/0044598 (2002-04-01), Frenkel et al.
patent: 2003/0035495 (2003-02-01), Laamanen et al.
patent: 2003/0081669 (2003-05-01), Yousef et al.
patent: 2004/0057513 (2004-03-01), Schenk
patent: 2005/0254569 (2005-11-01), Momtaz
patent: WO 98/48545 (1998-10-01), None
Hoyos et al., Mixed-Signal Equalization Architectures For Printed Circuit Board Channels, Feb. 2004, Circuits and Systems 1: Regular Papers, IEEE Transactions on [Circuits and Systems 1: Fundamental Theoey and Applications, IEEE Transactions on], vol. 51, Issue 2, pp. 264-274.
U.S. Appl. No. 10/900,945, filed Jul. 28, 2004, Brunn et al.
Tycol Electronics; “H19-Reliable Serial Backplane Data Transmission at 10 Gb/s,” DesignCon 2002, Jan. 30, 2002, pp. 1-27 Available at http://www.amp.com/prodnews.asp?id=282.
Lazaris-Brunner, et al., “Reliable Serial Backplane Data Transmission at 10 Gb/s”, DesignCon 2002, High Performance System Design Conference, Jan. 30, 2002, 15 pages.
Anderson Stephen D.
Brunn Brian T.
Lu Jinghui
Nix Michael A.
Tetzlaff David E.
Bocure Tesfaldet
Markison Timothy W.
Tong Kin-Wah
Williams Lawrence B
Xilinx , Inc.
LandOfFree
Combined decision feedback equalization and linear equalization does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Combined decision feedback equalization and linear equalization, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Combined decision feedback equalization and linear equalization will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4125740