Excavating
Patent
1991-11-12
1993-11-02
Beausoliel, Jr., Robert W.
Excavating
371 225, H04B 1700
Patent
active
052589854
ABSTRACT:
A built-in self test (BIST) circuit verifies the operation of a circuit under test in an integrated circuit. The BIST generates a series of test vectors with linear feedback shift register (LFSR) and applies the test vectors to the circuit under test. The output signal from the circuit under test in response to the test vectors is routed back and accumulating in a predetermined manner in the LFSR for providing a test signature. Thus, the same components in the LFSR generating the test vector also perform the accumulation of the test signature. The accumulating test signature may be used as a subsequent test vector.
REFERENCES:
patent: 4513418 (1985-04-01), Bardell, Jr. et al.
patent: 4534020 (1985-08-01), Paez et al.
patent: 4571724 (1986-02-01), Belmondo et al.
patent: 4601033 (1986-07-01), Whelan
patent: 4740970 (1988-04-01), Burrows et al.
patent: 4764926 (1988-08-01), Knight et al.
patent: 4847839 (1989-07-01), Hudson, Jr. et al.
patent: 4982403 (1991-01-01), Du Chene et al.
Caby Glen D.
Spence Nicholas J. M.
Atkins Robert D.
Beausoliel, Jr. Robert W.
Chung Phung
Motorola Inc.
LandOfFree
Combinational data generator and analyzer for built-in self test does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Combinational data generator and analyzer for built-in self test, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Combinational data generator and analyzer for built-in self test will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1763345