Combination shift register, counter and memory device

Details Combination shift register, counter and memory device Combination shift register, counter and memory device

1979-11-05

1982-06-01

Springborn, Harvey E.

Boots, shoes, and leggings

84 101, G06F 1300

Patent

active

043331599

ABSTRACT:
A combination of one or more shift registers with a binary counter and a memory device is disclosed wherein binary information inputs are supplied to the shift register through a plurality of AND gates which also receive inputs from a pulse generator and the output of the shift register is supplied through a second plurality of AND gates to a storage device, and wherein the binary counter supplies inputs to the second plurality of AND gates, and wherein the pulse generator supplies outputs to the shift register, the binary counter and to the first plurality of AND gates. A second embodiment provides a plurality of shift registers which receive outputs from the first shift register and are connected to a plurality of memories through additional AND gates which are controlled by the pulse generator and the associated shift register.

REFERENCES:
patent: 3453551 (1969-07-01), Haberle
patent: 3531720 (1970-09-01), Norsworthy
patent: 3610799 (1971-10-01), Watson
patent: 3777278 (1973-12-01), Majeau et al.
patent: 3898620 (1975-08-01), Leterrier
patent: 4023144 (1977-05-01), Koenig
patent: 4179747 (1979-12-01), Diugos
patent: 4203030 (1980-05-01), Moran

Affiliated with

Also associated with

Rating

Combination shift register, counter and memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Combination shift register, counter and memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Combination shift register, counter and memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1852642