Static information storage and retrieval – Floating gate – Particular connection
Reexamination Certificate
2005-02-01
2005-02-01
Phung, Anh (Department: 2824)
Static information storage and retrieval
Floating gate
Particular connection
C365S185330
Reexamination Certificate
active
06850438
ABSTRACT:
A combination EEPROM and Flash memory is described containing cells in which the stacked gate transistor of the Flash cell is used in conjunction with a select transistor to form an EEPROM cell. The select transistor is made sufficiently small so as to allow the EEPROM cells to accommodate the bit line pitch of the Flash cell, which facilitates combining the two memories into memory banks containing both cells. The EEPROM cells are erased by byte while the Flash cells erased by block. The small select transistor has a small channel length and width, which is compensated by increasing gate voltages on the select transistor and pre-charge bitline during CHE program operation.
REFERENCES:
patent: 4949309 (1990-08-01), Rao
patent: 5748538 (1998-05-01), Lee et al.
patent: 6128220 (2000-10-01), Banyai et al.
patent: 6174759 (2001-01-01), Verhaar et al.
patent: 6212102 (2001-04-01), Georgakos et al.
patent: 6252799 (2001-06-01), Liu et al.
patent: 6266274 (2001-07-01), Pockrandt et al.
patent: 6307781 (2001-10-01), Shum
patent: 6326661 (2001-12-01), Dormans et al.
patent: 6370081 (2002-04-01), Sakui et al.
patent: 6400604 (2002-06-01), Noda
patent: 6487125 (2002-11-01), Park et al.
patent: 6501684 (2002-12-01), Park et al.
U.S. Appl. No. AP-01-001.1 “A Novel 3-Step Write Operation Nonvolatile Semiconductor One-Transistor, NOR-Type Flash EEPROM Memory Cell,” U.S. Appl. No. 09/852,247, filed May 9, 2001.
U.S. Appl. No. AP-01-001.2 “A Novel 3-Step Write Operation Nonvolatile Semiconductor One-Transistor Flash EEPROM Memory,” U.S. Appl. No. 09/891,782, filed Jun. 27, 2001.
Hsu Fu-Chang
Lee Peter W.
Ma Han-Rei
Tsao Hsing-Ya
Ackerman Stephen B.
Aplus Flash Technology Inc.
Phung Anh
Saile George O.
LandOfFree
Combination nonvolatile memory using unified technology with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Combination nonvolatile memory using unified technology with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Combination nonvolatile memory using unified technology with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3453321