Boots – shoes – and leggings
Patent
1982-06-25
1988-05-17
Harkcom, Gary V.
Boots, shoes, and leggings
364736, G06F 1516
Patent
active
047455462
ABSTRACT:
A column shorted and full array shorted functional plane for simultaneously transferring, or shorting, data to and from the data exchange subsystems of the array processor. This functional plane nominally includes an array of pseudo-modules that architecturally corresponds to the module arrays of the other functional planes of the array processor. Thus, a pseudo-module is present in each of the elemental processors. These pseudo-modules are associated as columns that are each interconnected by a shorted plane column data exchange subsystem. These columns are, in turn, associated with column control logic circuits that each include a column memory register. A mode decode logic circuit establishes the operating configuration of the column control logic circuits.
REFERENCES:
patent: 3106698 (1963-10-01), Unger
patent: 3701976 (1972-10-01), Shively
patent: 3815095 (1974-07-01), Wester
patent: 3979728 (1976-09-01), Reddaway
patent: 4065808 (1977-12-01), Schomberg et al.
patent: 4096569 (1978-06-01), Barlow
patent: 4101960 (1978-07-01), Stokes et al.
patent: 4144566 (1979-03-01), Timsit
patent: 4145733 (1979-03-01), Misunas et al.
patent: 4174514 (1979-11-01), Sternberg
patent: 4215401 (1980-07-01), Holsztynski et al.
patent: 4229792 (1980-10-01), Jensen
patent: 4239312 (1980-12-01), Myer et al.
patent: 4251861 (1981-02-01), Mago
patent: 4257099 (1981-03-01), Appelt
patent: 4270169 (1981-05-01), Hunt
patent: 4270170 (1981-05-01), Reddaway
patent: 4275410 (1981-06-01), Grinberg et al.
patent: 4310879 (1982-01-01), Pandega
patent: 4314349 (1982-02-01), Batcher
patent: 4374414 (1983-02-01), Comfort et al.
patent: 4380046 (1983-04-01), Fung
patent: 4384273 (1981-05-01), Ackland
patent: 4388686 (1983-06-01), Haid
patent: 4390944 (1983-06-01), Quackenbush
patent: 4402040 (1983-08-01), Evett
patent: 4412285 (1983-10-01), Neches et al.
patent: 4412303 (1983-10-01), Barnes
patent: 4468727 (1984-08-01), Carrison et al.
Cyre et al., WISPAC: A Parallel Array Computer for Large-Scale System Simulation, 1977, pp. 165-172.
S. F. Reddaway, DAP-A Distributed Processor, IEEE, Proceedings of the 1st Symposium on Computer Architecture, pp. 61-65 (1973).
The Massively Parallel Processor (MPP), AIAA, Proceedings of the Computers in Aerospace Conference 2, pp. 93-96 (1979).
F. L. Alt et al., "Advances in Computers", vol. 7, 1966, article by J. C. Murtha, Highly Parallel Information Processing Systems.
Proceedings of the IEEE 1981 National Aerospace and Electronics Conference, NAECON 1981, May 19-21, 1981, vol. 1, pp. 88-96, IEEE, New York, U.S., J. Dorocak et al., "Array Processor Architecture for Electronic Warfare", pp. 89-91.
IEEE Transactions on Electronic Computers, vol. EC 12, No. 6, Dec. 1963, pp. 781-790, New York, article by R. Gonzalez, "A Multilayer Iterative Circuit Computer".
Close Donald H.
Etchells Robert D.
Grinberg Jan
Duraiswamy V. D.
Float Kenneth W.
Harkcom Gary V.
Hughes Aircraft Company
Karambelas A. W.
LandOfFree
Column shorted and full array shorted functional plane for use i does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Column shorted and full array shorted functional plane for use i, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Column shorted and full array shorted functional plane for use i will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1885567