Column decoder for semiconductor memory device with prefetch sch

Details Column decoder for semiconductor memory device with prefetch sch Column decoder for semiconductor memory device with prefetch sch

1996-09-19

1998-11-10

Nelms, David C.

Static information storage and retrieval

Addressing

Sync/clocking

36518905, 36523006, 365220, 365190, G11C 800

Patent

active

058354468

ABSTRACT:
A method and apparatus for implementing a prefetch scheme in which a plurality of data are simultaneously read from memory cells of sequential addresses synchronized to an external signal and serially transferred from the memory cells to a temporary latch circuit which has a number of bits corresponding to the member of bits in the prefetch scheme. The bits in the temporary latch circuit are multiplexed and sequentially driven out of the memory device. The memory device includes a plurality of memory cells which are connected to an input/output line pair through a plurality of column select gates, each of which is controlled by an independent chip select line. A sense amplifier is connected to the input/output line pair for sensing and amplifying data from the input/output lines and to transmit data to the input/output lines. A data output buffer transfers the data from the sense amplifier to the outside of chip.

REFERENCES:
patent: 5390149 (1995-02-01), Vogley et al.
patent: 5661679 (1997-08-01), Struck

Affiliated with

Also associated with

Rating

Column decoder for semiconductor memory device with prefetch sch does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Column decoder for semiconductor memory device with prefetch sch, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Column decoder for semiconductor memory device with prefetch sch will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1524252