Column decode circuit for random access memory

Static information storage and retrieval – Addressing

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

307DIG5, G11C 800

Patent

active

041987004

ABSTRACT:
Disclosed is column decode circuit for a random access memory, which column decode circuit is comprised of a conventional transfer gate transistor, conventional driver transistors and a conventional load transistor. The column decode circuit further includes a chip enable gate transistor according to the present invention. The conventional gate transistor transfers data stored in a corresponding memory cell of the random access memory in accordance with a column address information. The column address information received by the conventional driver transistors connected in parallel causes the above gate transistor to be conductive or nonconductive. Accordingly, the conventional load transistor will apply a voltage of a particular voltage level (Vcc) from a voltage supply to the gate of the transfer gate transistor. The chip enable gate transistor, the load transistor and the parallely connected driver transistors are all connected in series. The thus connected column decode circuit has a very low power consumption and a high speed operating capability.

REFERENCES:
patent: 3653034 (1972-03-01), Regitz
patent: 3980899 (1976-09-01), Shimada et al.
patent: 3995171 (1976-11-01), Sonoda
Radzik, Multiple Image Read - Only Storage, IBM Technical Disclosure Bulletin, vol. 14, No. 12, May 1972, pp. 3737-3738.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Column decode circuit for random access memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Column decode circuit for random access memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Column decode circuit for random access memory will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-478678

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.