Communications – electrical: acoustic wave systems and devices – Echo systems – Returned signal used for control
Patent
1983-07-14
1995-02-14
Pihulic, Daniel T.
Communications, electrical: acoustic wave systems and devices
Echo systems
Returned signal used for control
G01S 1500
Patent
active
053901541
ABSTRACT:
A method and circuit for performing coherent integration on a signal output rom a conventional signal processing circuit's detector/averager is presented. The post-processing coherent integrator is designed to be inserted in a conventional signal processing circuit between the detector/averager circuit and the threshold detector circuit.
A digital form of the post processing coherent integrator comprises a sample-and-hold circuit to receive a signal output from the detector averager of the conventional signal processing circuit, an analog-to-digital converter, a delay and multiplier circuit, a memory circuit for storing weighting constants, a summer circuit, and an output to a conventional signal processing system's threshold detector and display. The delay and multiplier circuit operates on N samples of the input signal and causes each sample to be delayed sequentially over a delay ranging from a lower limit of 0 delay up to an upper limit of (N-1)T delay where T is a preselected interval of time and each delay is some different integral multiple of T. Following the delay of each sample, each sample is then multiplied by a predetermined weighting constant. The set of delayed and weighted sample signals are then summed to form a coherent output signal containing information from each delayed and weighted signal sample. This output signal is then fed to the conventional signal processing system's threshold detector and display. An alternative to this integrator incorporates means for real time adaptive setting of the weighting constants.
An analog form of the post-processing coherent integrator comprises N-delay lines which function as the delay portion of the above delay and multiplier circuit. In addition, following each delay line is a variable resistor which is preset at a predetermined value to attenuate the signal from the delay lines thereby performing effectively the weighting process on these signals. Following this, all the signals are summed and amplified to again provide an output signal containing information from each delayed and weighted signal sample.
REFERENCES:
patent: 2410233 (1946-10-01), Percival
patent: 3023966 (1962-03-01), Cox et al.
patent: 3145341 (1964-08-01), Andrew
patent: 3337870 (1967-08-01), Allen et al.
patent: 3412372 (1968-11-01), Ladstatter
patent: 3505637 (1970-04-01), Abruzzo
patent: 3696414 (1972-10-01), Allen et al.
patent: 3723952 (1973-03-01), Walsh
patent: 3787803 (1974-01-01), Beebe
patent: 3798590 (1974-03-01), Jacobson et al.
patent: 3882444 (1975-05-01), Robertson
patent: 4167753 (1979-09-01), Lynk
patent: 4274148 (1981-06-01), van't Hullenaar
patent: 4297745 (1981-10-01), Layton
patent: 4420824 (1983-12-01), Weber
Fendelman Harvey
Keough Thomas Glenn
Pihulic Daniel T.
Rusche, Jr. E. W.
The United States of America as represented by the Secretary of
LandOfFree
Coherent integrator does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Coherent integrator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Coherent integrator will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-292861