Code tracking loop with automatic power normalization

Details Code tracking loop with automatic power normalization Code tracking loop with automatic power normalization

2006-03-07

2006-03-07

Vo, Don N. (Department: 2631)

Pulse or digital communications

Spread spectrum

Direct sequence

C375S149000, C375S150000, C375S343000

Reexamination Certificate

active

07010020

ABSTRACT:
The present invention is for a receiver incorporated into User Equipment (UE) or base stations of a code division multiple access (CDMA) communication system. The UE and base station are in communication with one of the plurality of base stations and receives a communication signal through the receiver. The communication signal is correlated using a delay locked code tracking loop, that estimates and tracks a channel delay. The tracking loop comprises a reference code generator and an interpolator for generating timed signal versions in response to said communication. A timed signal correlator, included in the tracking loop for correlating at least two of the timed signal versions with the code reference signal. The result of the correlation is used for generating an error signal. An automatic power normalization loop (APN), that is responsive to the interpolator, generates a power error signal that normalizes the error signal through a normalization circuit.

REFERENCES:
patent: 5579345 (1996-11-01), Kroeger et al.
patent: 5654980 (1997-08-01), Latva-aho et al.
patent: 5659573 (1997-08-01), Bruckert et al.
patent: 5737362 (1998-04-01), Hyun et al.
patent: 5768323 (1998-06-01), Kroeger et al.
patent: 5809064 (1998-09-01), Fenton et al.
patent: 5832023 (1998-11-01), Latva-aho
patent: 6201828 (2001-03-01), El-Tarhuni et al.
patent: 6205167 (2001-03-01), Kamgar et al.
patent: 6483867 (2002-11-01), Mannermaa
patent: 2 349 555 (2000-11-01), None
Floyd M. Gardner, Interpolation in Digital Modems-Part I; Fundamentals IEEE, Transactions on Communications, vol. 41, No. 3, pp. 501-507, Mar. 1993.
Gardner et al., Interpolation in Digital Modems-Part II: Implementation and Perfromance, IEEE Transactions on Communications, vol. 41, No. 6, pp. 998-1008, Jun. 1993.
Lim et al., Analysis of Decimator-Based Full Digital Delay-Locked PN Code Tracking Loops for Bandlimited Direct-Sequence Spread-Spectrum Signals in AWGN, IEICE Transactions on Communications, vol. E00-A, No. 1, Jan. 1998.
3 GPP TSG RAN, UE Radio Transmission and Reception (FDD), 3G TS 25.101, V3.2.0, Mar. 2000.
Latva-aho et al., Quasi-Coherent Delay-Locked Loops for Fading Channels.
Jack K. Holmes, Coherent Spread Spectrum Systems, John Wiley and Sons Inc., pp. 475-481 and pp. 80-81, New York, 1982.
Su et al., Performance of Combined DDLL and AGC Loop for Direct-Sequence Spread Systems, IEEE Transactions on Communications, vol. 48, No. 9, pp. 1455-1458, Sep. 2000.
Kim, “Pseudonoise Code Tracking Loop for a CDMA System with Imperfect Power Control”, International Journal of Communication Systems, vol. 14, No. 4, May 1, 2001, pp. 419-430.

Affiliated with

Also associated with

Rating

Code tracking loop with automatic power normalization does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Code tracking loop with automatic power normalization, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Code tracking loop with automatic power normalization will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3585323