Excavating
Patent
1993-01-25
1998-05-26
Beausoliel, Jr., Robert W.
Excavating
371 35, 371 682, H03M 1300
Patent
active
057578249
ABSTRACT:
A product code block generated by adding an outer code block and an inner code block to digital information signal arranged in matrix is received at least twice by a code error correction apparatus. In decoding the first received product code block by use of an inner code parity, an error flag is set for an inner code block having an uncorrectable error by an inner code parity. In decoding the second received product code block by use of an inner code parity, the error flag is referenced so that an inner code block that could be correctly decoded or corrected in the second decoding of all the inner code blocks having an uncorrectable error in the first decoding is replaced by the second inner code block. Also, the check information such as a check sum is generated and stored each time of receiving, and an error flag is set for even an inner code block that could be corrected in either the first or second decoding, if the check sums for them fail to coincide with each other.
REFERENCES:
patent: 3646518 (1972-02-01), Weinstein
patent: 4471485 (1984-09-01), Prevot et al.
patent: 4670881 (1987-06-01), Imoto
patent: 4675870 (1987-06-01), Baggen
patent: 4742517 (1988-05-01), Takagi et al.
patent: 4882732 (1989-11-01), Kaminaga
patent: 4918694 (1990-04-01), Preissler
patent: 4956641 (1990-09-01), Matai et al.
"Computer Dictionary", Microsoft Press, 2nd edition, 1994.
Arai Hideo
Inoue Yasuyuki
Nishimura Keizo
Beausoliel, Jr. Robert W.
Hitachi , Ltd.
Tu Trinh L.
LandOfFree
Code error correction apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Code error correction apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Code error correction apparatus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1972457