Code correlator loop using arithmetic synthesizer

Details Code correlator loop using arithmetic synthesizer Code correlator loop using arithmetic synthesizer

1977-10-11

1980-05-13

Safourek, Benedict V.

Pulse or digital communications

Spread spectrum

Direct sequence

H04L 708

Patent

active

042030021

ABSTRACT:
Circuit and method for synchronizing a clocked coded output signal with an iterative encoded input signal in a time relation that results in the greatest correlation. An AS (arithmetic synthesizer) initially produces a clock signal at a rate different from that of the input signal. The clock signal so produced drives a waveform generator that produces an iterative encoded signal similar in kind to the input signal. As the time (phase) relation between the generated signal and the input signal is varied, a correlation coefficient is derived at successive phase positions. The AS is then set into the condition of greatest correlation and synchronized with the input signal.

REFERENCES:
patent: 3973209 (1976-08-01), Nossen
patent: 4010421 (1977-03-01), Lind
patent: 4020283 (1977-04-01), Epstein

Affiliated with

Also associated with

Rating

Code correlator loop using arithmetic synthesizer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Code correlator loop using arithmetic synthesizer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Code correlator loop using arithmetic synthesizer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-930908