Code-converter with preservation of parity

Details Code-converter with preservation of parity Code-converter with preservation of parity

1977-12-01

1979-05-15

Malzahn, David H.

Communications: electrical

Digital comparator systems

340347DD, G06F 1110, H03K 1334

Patent

active

041550706

ABSTRACT:
The invention provides a circuit for converting M-bits of an input data word having M+A bits in addition to an input parity bit, to B-bits of an output data word having B+A bits in addition to an output parity bit. A code-conversion circuit is responsive to the input M-bits for generating a converted data word having B-bits plus a secondary parity bit which gives the converted data word a parity value the same as that of the input M-bits. The secondary parity bit is exclusive-ORRED with the input parity bit to produce an output parity bit which renders the parity value of the output data word the same as that of the input data word.

REFERENCES:
patent: 3622981 (1971-11-01), Greenbaum
patent: 3860908 (1975-01-01), Stratton
Swenson et al., "Parity Flow Shifter", IBM Technical Disclosure Bulletin, vol. 4, No. 4, Sep. 1961, pp. 14-16.
Tarolli, "Shift Instruction Parity Predicts", IBM Tech. Disclosure Bulletin, vol. 18, No. 7, Dec. 1975, pp. 2165-2166.
Beacom et al., "Parity Predict for Incrementer/Decrementer", IBM Tech. Disclosure Bulletin, vol. 19, No. 6, Nov. 1976, pp. 2215-2216.

Affiliated with

Also associated with

Rating

Code-converter with preservation of parity does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Code-converter with preservation of parity, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Code-converter with preservation of parity will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1100622