Coarse-grained look-up table architecture

Details Coarse-grained look-up table architecture Coarse-grained look-up table architecture

1998-08-07

2000-09-19

Coleman, Eric

Electrical computers and digital processing systems: processing

Processing architecture

Array processor

711100, G06F 1300

Patent

active

06122720&

ABSTRACT:
A new programmable logic device architecture with an improved LAB and improved interconnection resources. For interconnecting signals to and from the LABs (200), the global interconnection resources include switch boxes (310), long lines (340 and 350), double lines (360 and 370), single lines (385), and half- (330) and partially populated (320) multiplexer regions. The LAB includes two levels of function blocks. In a first level, there are eight four-input function blocks (601). In a second level, there are two four-input function blocks (670) and four secondary two-input function blocks (672). In one embodiment, these function blocks are implemented using look-up tables (LUTs). The LAB has combinatorial and registered outputs. The LAB also contains storage blocks (691) for implementing sequential or registered logic functions. The LAB has a carry chain for implementing logic functions requiring carry bits. The LAB may also be configured to implement a random access memory.

REFERENCES:
patent: Re34363 (1993-08-01), Freeman
patent: 3473160 (1969-10-01), Wahlstrom
patent: 4020469 (1977-04-01), Manning
patent: 4124899 (1978-11-01), Birkner
patent: 4546273 (1985-10-01), Osman
patent: 4609986 (1986-09-01), Hartmann et al.
patent: 4617479 (1986-10-01), Hartmann et al.
patent: 4642487 (1987-02-01), Carter
patent: 4677318 (1987-06-01), Veenstra et al.
patent: 4706216 (1987-11-01), Carter
patent: 4713792 (1987-12-01), Hartmann et al.
patent: 4717912 (1988-01-01), Harvey
patent: 4727268 (1988-02-01), Hori
patent: 4871930 (1989-10-01), Wong et al.
patent: 4899067 (1990-02-01), So et al.
patent: 4912342 (1990-03-01), Wong et al.
patent: 5015884 (1991-05-01), Agrawal et al.
patent: 5121006 (1992-06-01), Pedersen et al.
patent: 5241224 (1993-08-01), Pedersen et al.
patent: 5258668 (1993-11-01), Cliff et al.
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5267187 (1993-11-01), Hsieh et al.
patent: 5311080 (1994-05-01), Britton
patent: 5317212 (1994-05-01), Wahlstrom
patent: 5338984 (1994-08-01), Sutherland
patent: 5350954 (1994-09-01), Patel et al.
patent: 5371422 (1994-12-01), Patel et al.
patent: 5375086 (1994-12-01), Wahlstrom
patent: 5394033 (1995-02-01), Tsui
patent: 5444394 (1995-08-01), Watson et al.
patent: 5463328 (1995-10-01), Cope et al.
patent: 5473266 (1995-12-01), Ahanin et al.
patent: 5546018 (1996-08-01), New et al.
patent: 5550782 (1996-08-01), Cliff et al.
patent: 5557217 (1996-09-01), Pedersen
patent: 5586044 (1996-12-01), Agrawal
patent: 5943242 (1999-08-01), Vorbach
patent: B14617479 (1993-09-01), Hartmann et al.
Xilinx Corp., The Programmable Logic Data Book, "XC4000, XC4000A, XC4000H Logic Cell Array Families," pp. 2-7 to 2-49 (1994).
Xilinx Corp., The Programmable Logic Data Book, "XC3000, XC3000A, XC3000L, XC3100, XC3100A Logic Cell Array Families," pp. 2-105 to 2-124 (1994).
Xilinx Corp., The Programmable Logic Data Book, "XC2000 Logic Cell Array Families," pp. 2-187 to 2-216 (version 4, Aug. 1994).
Altera Corp. Data Sheet, "FLEX 8000 Programmable Logic Device Family," pp. 1-22 (version 4, Aug. 1994).
Altera Corp., "MAX 5000/EPS464 Programmable Logic Device Family," Altera Data Book, Aug. 1993, ver. 1, pp. 149-160.
Altera Corp., "MAX 7000 Programmable Logic Device Family," Altera Data Book, Aug. 1993, ver. 1, pp. 69-81.
Minnick, "Survey of Microcellular Research," Journal of ACM, Apr. 1967.
Nichols, "A Logical Next Step for Read-Only Memories," Electronics, Jun. 1967.
Shoup, "Programmable Cellular Logic Arrays," Carnegie Mellon Ph.D. Thesis, Mar. 1970.
Fleischer, "The Writeable Personalized Chip," Computer Design, Jun. 1970.
Mukhopadhay, "Recent Developments in Switching Theory," Academic Press, 1970.
Heutink, "Implications of Busing for Cellular Arrays," Computer Design, Nov. 1974.
Wahlstrom, "Programmable Logic Array--Cheaper By the Millions," Electronics, Dec. 1967.
Bursky, Dave, "FPGA Advances Cut Delays, Add Flexibility," Electronic Design, Oct. 1, 1992, vol. 40, No. 20, pp. 35, 38, 40, 42-43.
Cliff, Richard et al., "A Dual Granularity and Globally Interconnected Architecture for a Programmable Logic Device," Proceedings of the IEEE 1993 Custom Integrated Circuits Conference, San Diego, California, May 9-12, 1993, pp. 7.3.2 to 7.3.5.
Carvalho, P. de, "Les FPGA: la famille XC4000 Xilinx," Electronique Radio Plans, No. 545, Apr. 1993, pp. 35-39.
Bursky, Dave, "Fine-Grain FPGA Architecture Uses Four Levels of Configuration Hierarchy," Electronic Design, vol. 41, No. 20, Oct. 1, 1993, pp. 33-34.

Affiliated with

Also associated with

Rating

Coarse-grained look-up table architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Coarse-grained look-up table architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Coarse-grained look-up table architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1084092