Coarse channel calibration for folding ADC architectures

Details Coarse channel calibration for folding ADC architectures Coarse channel calibration for folding ADC architectures

2006-08-08

2006-08-08

Nguyen, Linh V. (Department: 2819)

Coded data generation or conversion

Analog to or from digital conversion

Analog to digital conversion

C341S120000, C341S118000

Reexamination Certificate

active

07088281

ABSTRACT:
A circuit for calibrating a coarse channel circuit in a folding analog-to-digital converter circuit. A reference value is input to the coarse channel circuit and an output of the coarse channel circuit is sensed. A parameter of the coarse channel circuit is adjusted until the coarse channel circuit is successfully calibrated.

REFERENCES:
patent: 4137525 (1979-01-01), Tyrrel
patent: 5126742 (1992-06-01), Schmidt et al.
patent: 5184127 (1993-02-01), Myers
patent: 5309157 (1994-05-01), Yee
patent: 5835047 (1998-11-01), Vorenkamp et al.
patent: 5926123 (1999-07-01), Ostrom et al.
patent: 6175323 (2001-01-01), Flynn
patent: 6535156 (2003-03-01), Wang et al.
patent: 6628216 (2003-09-01), Chen et al.
patent: 6677879 (2004-01-01), Nix et al.
patent: 6791484 (2004-09-01), Lee et al.

Affiliated with

Also associated with

Rating

Coarse channel calibration for folding ADC architectures does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Coarse channel calibration for folding ADC architectures, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Coarse channel calibration for folding ADC architectures will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3710181