1992-03-06
1994-05-17
Richardson, Robert L.
395425, G06F 1300
Patent
active
053135865
ABSTRACT:
A special type of random access memory referred to as video random access memory (VRAM) is used through to provide multiple access to the memory in a timely manner. The VRAM is characterized by a random access port which enables random accessing to the memory array and a serial port comprising a shift register for outputting a large group of bits of data, such as pixels representative of a scan line of a video image, which are rapidly output by the memory. In the present invention, the VRAM is utilized in a different manner to provide more efficient use of memory without degradation in system performance. The VRAM provides for communications between processors as well as the memory utilized by the coprocessor for storage of code and data. Communications between processors is performed through the serial port; therefore, data is communicated via blocks of data transfers minimizing the frequency of access to the memory array. The co-processor, which utilizes the memory for processing and code storage, communicates with the memory through the random access port in order for the co-processor to perform its functions in a timely manner. The co-processor will only be interrupted in its access of the memory when it is determined that blocks of data are to be transferred into the or out of the memory via the serial port.
REFERENCES:
patent: 4937781 (1990-06-01), Lee et al.
Intel Corporation
Richardson Robert L.
LandOfFree
Co-processor de-coupling bus structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Co-processor de-coupling bus structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Co-processor de-coupling bus structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-884291