Semiconductor device manufacturing: process – Gettering of substrate – By implanting or irradiating
Reexamination Certificate
2002-10-16
2004-07-06
Smith, Matthew (Department: 2825)
Semiconductor device manufacturing: process
Gettering of substrate
By implanting or irradiating
C438S167000, C438S520000, C438S407000, C438S515000, C438S037000, C438S046000, C438S379000, C438S606000, C148S198000, C148S198000, C148S198000
Reexamination Certificate
active
06759312
ABSTRACT:
BACKGROUND OF THE INVENTION
Group III-V semiconductor materials such as gallium arsenide (GaAs), indium phosphide (InP) and their related alloys are important materials used in many different electronic and optoelectronic devices. In particular, such semiconductor materials are used in high speed transistors as well as in optoelectronic applications such as vertical-cavity surface-emitting lasers (VCSELs), in-plane lasers, and light-emitting diodes (LEDs) structured to emit light in a wide range of wavelengths from red through ultra-violet. In the following description, the term gallium arsenide material will be understood to refer to any of the above-mentioned semiconductor materials.
Semiconductor devices made from gallium arsenide materials commonly include one or more electrical contacts through which electric current received via a bonding wire is distributed across the surface of the gallium arsenide material for conduction through the bulk or thin surface layer of the gallium arsenide material. These contacts are commonly referred to as Ohmic contacts to a semiconductor device. To minimize heat generation and reduce power consumption in the semiconductor device, the electrical resistance of the electrical contact, and the voltage drop across the contact, should be minimized.
Depending on the specific device, Ohmic contacts were fabricated on either n-type (materials doped with donors) or p-type (materials doped with acceptors) gallium arsenide materials. The contact resistance on a semiconductor depends critically on the free carrier concentration (either electrons or holes) in the material. In order to obtain an Ohmic contact with low resistivity, the material has to have high carrier concentration. In gallium arsenide materials, it is well-known that highly n-type material cannot be obtained because of the limitation in n-type doping in the materials. Consequently, reliable low resistance ohmic contacts on n-type gallium arsenide are difficult to realize. The current standard state-of-the-art non-alloyed ohmic contacts to n-type GaAs utilize either Au—Ge alloys, multi-component metallization e.g. MoGeInW, MoGeW, NiInW or heteroepitaxial structures such as graded In
x
Ga
1-x
As. The Au—Ge contacts have relatively low resistivity of ~10
−6
ohm-cm
2
. However due to the low melting point of Au—Ge (eutectic temperature of 360° C.) these contacts are laterally non-uniform and have very poor surface morphology that is detrimental in optoelectronic and microscale device applications. The two main concerns with multi-component metallization are the reliability and the planar morphology of the contact. Such complications on contacts limit the miniaturization of devices. Moreover, the minimum resistance of the multi-component contacts is still limited by the near-surface doping level of the GaAs material. Contacts fabricated using graded heterojunctions can in principle achieve very low contact resistance with excellent planarity. However, such contacts can be fabricated only through an epitaxial growth process and therefore is expensive and is incompatible with current device fabrication facilities. The current invention facilitates a large enhancement of the electrical activation in a near-surface n-type GaAs layer. Such an enhancement in n-type doping will be particularly useful in the fabrication of low resistivity, nonalloyed ohmic contacts to n-type GaAs.
Ohmic contacts to n-type Group II-VI semiconductors are also possible using the same inventive steps realized for the development of the n-type GaAs.
BRIEF SUMMARY OF THE INVENTION
The invention provides a method to fabricate low resistivity non-alloyed ohmic contacts on devices with a n-type gallium arsenide surface. This is achieved by the large enhancement of the n-type doping in GaAs by the co-implantation of N and a group VI donor species (S, Se and Te) in GaAs. The role of the N is to modify the conduction band structure of GaAs so that high free electron concentration can be attained by the group VI donors. This method can also be extended to any semiconductor (Group III-V) whose doping property can be modified by the introduction of an isovalent element.
The invention also provides for a method to fabricate a low resistivity non-alloyed ohmic contact with n-type Group II-VI semiconductor that is co-implanted with oxygen and a Group VII element.
REFERENCES:
patent: 4001056 (1977-01-01), Groves et al.
patent: 4033788 (1977-07-01), Hunsperger et al.
patent: 4383869 (1983-05-01), Liu
patent: 4668306 (1987-05-01), Nishizawa
patent: 5158897 (1992-10-01), Sato et al.
patent: 5616178 (1997-04-01), Toda et al.
patent: 5822347 (1998-10-01), Yokogawa et al.
patent: 5865897 (1999-02-01), Ito et al.
patent: 6083324 (2000-07-01), Henley et al.
patent: 6110278 (2000-08-01), Saxena
patent: 6342405 (2002-01-01), Major et al.
patent: 2001/0039098 (2001-11-01), Lu
Walukiewicz Wladyslaw
Yu Kin M.
Lawrence Berkeley National Laboratory
Nold Charles R.
Smith Matthew
The Regents of the University of California
Yevsikov Victor
LandOfFree
Co-implantation of group VI elements and N for formation of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Co-implantation of group VI elements and N for formation of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Co-implantation of group VI elements and N for formation of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3209342