CMOS voltage booster circuit

Details CMOS voltage booster circuit CMOS voltage booster circuit

2005-06-21

2005-06-21

Tra, Quan (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Specific identifiable device, circuit, or system

With specific source of supply or bias voltage

Reexamination Certificate

active

06909318

ABSTRACT:
This invention is a new CMOS voltage booster (20) having an output which can be used in memories to boost the word line voltage above VDD or other voltage boosting applications. The CMOS booster includes a NMOS FET (MN1) to charge a boosting capacitor (C1) to VDD at the end of each memory access and includes a PMOS FET (MP1, MP2) to keep the voltage at the output at VDD during standby. By using this combination, the word line rise time, the size of the booster, and the power consumption during access are significantly reduced. The gate of the NMOS FET (MN1) is boosted above VDD+Vthn by a small capacitor (C2) to charge the word line boosting capacitor to VDD at the end of each memory access. The small capacitor (C2) is pre-charged to VDD by a NMOSFET (MN2) whose gate is connected to the word line boosting capacitor. The gate of each PMOS FET (MP1, MP2) is shorted to ists source to turn if off during boostenig. Ttransistor (MP3) facilitates boosting the NMOS FET (MN1) above VDD.

REFERENCES:
patent: 5594380 (1997-01-01), Nam
patent: 5917348 (1999-06-01), Chow
patent: 2001/0019286 (2001-09-01), Naganawa
patent: 2002/0130702 (2002-09-01), Byeon et al.

Affiliated with

Also associated with

Rating

CMOS voltage booster circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with CMOS voltage booster circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS voltage booster circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3463347