CMOS VLSI output driver with controlled rise and fall times

Details CMOS VLSI output driver with controlled rise and fall times CMOS VLSI output driver with controlled rise and fall times

1987-07-27

1989-01-10

Hudspeth, David

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307246, 307451, 307475, 307263, H03K 494, H03K 1716

Patent

active

047975792

ABSTRACT:
A CMOS output driver having precise control of rise and fall times of signals generated from the output driver on a VLSI semiconductor chip. Two time-dependent voltage generators provide a separate ramp signal to each one of the gates of a CMOS inverter circuit. The ramp signal characteristics of each voltage generator are determined by the combination of a controlled current source charging a known capacitance.

REFERENCES:
patent: 4103188 (1978-07-01), Morton
patent: 4518873 (1985-05-01), Suzuki et al.
patent: 4567378 (1986-01-01), Raver
patent: 4622482 (1986-11-01), Ganger
patent: 4661928 (1987-04-01), Yasuoka
patent: 4719369 (1988-01-01), Asano et al.
patent: 4724340 (1988-02-01), Sood
patent: 4725747 (1988-02-01), Stein et al.
patent: 4727266 (1988-02-01), Fujii et al.

Affiliated with

Also associated with

Rating

CMOS VLSI output driver with controlled rise and fall times does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with CMOS VLSI output driver with controlled rise and fall times, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS VLSI output driver with controlled rise and fall times will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2109156