CMOS spare decoder circuit

Details CMOS spare decoder circuit CMOS spare decoder circuit

1984-04-23

1986-05-20

Anagnos, Larry N.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307441, 307449, 307469, 365200, H03K 19096, H03K 1920, H03K 19003, G11C 700

Patent

active

045903883

ABSTRACT:
A spare decoder provides for the substitution of a spare component for repair of a defective semiconductor chip. For example, a spare row or column of memory cells can be substituted for a defective row or column of a memory chip by fusing fusible links in the decoder. The present invention implements the decoder in CMOS technology. To minimize power consumption, means are included for preventing current flow in an unused spare without having to fuse a link.

REFERENCES:
patent: 3911289 (1975-10-01), Takemoto
patent: 4228528 (1980-10-01), Cenker et al.
patent: 4358833 (1982-11-01), Folmsbee et al.
patent: 4365319 (1982-12-01), Takemae
patent: 4399372 (1983-08-01), Tanimoto et al.
patent: 4494220 (1985-01-01), Dumbri et al.
patent: 4495427 (1985-01-01), Cartwright, Jr.
Abbott et al., "Equipping a Line of Memories with Spare Cells", pp. 127-130; Electronics, 7/28/1981.

Affiliated with

Also associated with

Rating

CMOS spare decoder circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with CMOS spare decoder circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS spare decoder circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2110455