Electrical pulse counters – pulse dividers – or shift registers: c – Applications – Measuring or testing
Patent
1991-11-01
1993-05-25
Sikes, William L.
Electrical pulse counters, pulse dividers, or shift registers: c
Applications
Measuring or testing
307597, 307269, 307603, H03K 3017
Patent
active
052146804
ABSTRACT:
The present invention is a time vernier providing fine timing control of an input signal having coarse timing edges. The time vernier comprises a receiving means for receiving a value representing a desired time delay to be added to the coarse timing edge input. The desired time delay may have both fine and coarse delay aspects. The time vernier also comprises a first decoding means for decoding the fine delay aspect and generating fine delay control signals, as well as a second decoding means for decoding a coarse delay aspect and generating coarse delay control signals. A delay line is also included in the time vernier which has inputs to receive the input signal having coarse timing edges, the fine and coarse delay control signals, and a control voltage which automatically adjusts with temperature and power supply variations, so as to provide for temperature and power supply compensation. The delay line combines the fine and coarse delay signals to provide an output signal with fine timing edges. Furthermore, the architecture of the present invention enables an automated method of calibration in order to adjust fine and coarse delay elements for fabrication process variations and photolithography variations.
REFERENCES:
patent: 4458165 (1984-07-01), Jackson
patent: 4504749 (1985-03-01), Yoshida
patent: 4700089 (1987-10-01), Fujii et al.
patent: 4745310 (1988-05-01), Swepp
patent: 4754164 (1988-06-01), Flora et al.
patent: 4806804 (1989-02-01), O'Leary
patent: 4899071 (1990-02-01), Morales
patent: 4947064 (1990-08-01), Kim et al.
patent: 5103112 (1992-04-01), Briggs
patent: 5118975 (1992-06-01), Hillis et al.
patent: 5122676 (1992-06-01), Stewart et al.
"A 10-ps Resolution, Process-Insensitive Timing Generator IC", Otsuji et al., IEEE Journal of Solid-State Circuits, vol. 24, No. 5, Oct. 19, 1989, pp. 1412-1418.
"A 3-ns Range . . . Utilizing Si Bipolar", Otsuji et al., IEEE Journal of Solid State Circuits, vol. 26, No. 5, May 19, 1991, pp. 806-811.
"Integrated Pin Electronics for VLSI Functional Testers", Gasbarro et al., IEEE Journal of Solid State Circuits, vol. 24, No. 2, Apr. '89, pp. 331-337.
"Bt605 125 MHz 10KH ECL Compatible Programmable Timing Edge Vernier" Brooktree Corp. 9950 Barnes Canyon Rd., San Diego, Calif. 92121, pp. 9-17-9-28.
"Integrated Pin Electronics For A VLSI Test System", Branson et al., IEEE 1988 International Test Conference, pp. 23-27.
Barnes James O.
Goto Masaharu
Gutierrez, Jr. Alberto
Koerner Christopher
Hewlett--Packard Company
Kelley Guy J.
Ouellette Scott A.
Sikes William L.
LandOfFree
CMOS pseudo-NMOS programmable capacitance time vernier and metho does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with CMOS pseudo-NMOS programmable capacitance time vernier and metho, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS pseudo-NMOS programmable capacitance time vernier and metho will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-903811