Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1985-10-15
1988-08-16
Miller, Stanley D.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307465, 307469, 307481, 307452, H03K 19177, H03K 19096
Patent
active
047646918
ABSTRACT:
A programmable logic array 100 which uses parallel transistor logic gates 150 arranged in a compact layout for fast signal propagation. One of logic planes 120 or 130 is prechargeable to substantially reduce power consumption using a simple, one-phase clock.
REFERENCES:
patent: 3566153 (1971-02-01), Spencer, Jr.
patent: 3866186 (1975-02-01), Suzuki
patent: 3974366 (1976-08-01), Hebenstreit
patent: 4183093 (1980-01-01), Kawagoe
patent: 4245324 (1981-01-01), Machol
patent: 4577190 (1986-03-01), Law
patent: 4611133 (1986-09-01), Peterson et al.
Mead & Conway, Introduction to VLSI Systems, Addison-Wesley Pub. Co., Reading, Mass., Oct. 1980, pp. 80-82.
Cook et al., "Programmable Logic Arrays Using Polysilicon Gate FETS"; IBM TDB; vol. 24, No. 4, pp. 1640-1643; 9/1977.
Kraft et al., "Method of Personalizing PLA's Using Multiple/Levels of Polysilicon"; IBM TDB; vol. 23, No. 3, pp. 881-882; 8/1980.
Greenspan et al., "Merged AND/OR Array PLA Using Double Polysilicon FET Process"; IBM TDB; vol. 23, No. 6, pp. 2189-2191; 11/1980.
Conrad et al., "PLA with Increased Personalization Density"; IBM TDB; vol. 19, No. 7, pp. 2628-2629; 12/1976.
American Microsystems, Inc.
Hudspeth D. R.
Miller Stanley D.
LandOfFree
CMOS programmable logic array using NOR gates for clocking does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with CMOS programmable logic array using NOR gates for clocking, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS programmable logic array using NOR gates for clocking will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-602063