Optical waveguides – Planar optical waveguide – Thin film optical waveguide
Reexamination Certificate
2006-10-03
2006-10-03
Font, Frank G. (Department: 2883)
Optical waveguides
Planar optical waveguide
Thin film optical waveguide
C385S129000
Reexamination Certificate
active
07116881
ABSTRACT:
A standard CMOS process is modified to fabricate optical, optoelectronic and electronic devices at the same time on a monolithic integrated circuit. A polysilicon strip loaded waveguide is used as an example to illustrate the invention. The waveguide has a three layer core made of a polysilicon strip on a silicon slab with a silicon dioxide layer between the strip and the slab. In a standard CMOS process, a layer of metallic salicide is deposited for metallic contacts for electronic components, such as transistors. In the present invention, prior to the deposition of the salicide, a salicide blocking layer is selectively deposited for protecting silicon waveguide against damages. The salicide blocking layer is used as one layer of the cladding of a silicon waveguide.
REFERENCES:
patent: 4420873 (1983-12-01), Leonberger et al.
patent: 4776655 (1988-10-01), Robertson et al.
patent: 5078516 (1992-01-01), Kapon et al.
patent: 5109464 (1992-04-01), Munowitz et al.
patent: 5303319 (1994-04-01), Ford et al.
patent: 5367582 (1994-11-01), Magel
patent: 5459807 (1995-10-01), Doumuki et al.
patent: 5546494 (1996-08-01), Eda
patent: 5682455 (1997-10-01), Kovacic et al.
patent: 5703989 (1997-12-01), Khan et al.
patent: 5737474 (1998-04-01), Aoki et al.
patent: 5745630 (1998-04-01), Vawter et al.
patent: 5841931 (1998-11-01), Foresi et al.
patent: 5917981 (1999-06-01), Kovacic et al.
patent: 6108464 (2000-08-01), Foresi et al.
patent: 6134369 (2000-10-01), Kurosawa
patent: 6229947 (2001-05-01), Vawter et al.
patent: 6374001 (2002-04-01), Bozeat et al.
patent: 6396984 (2002-05-01), Cho et al.
patent: 6614977 (2003-09-01), Johnson et al.
patent: 6801703 (2004-10-01), Gao et al.
patent: 6850683 (2005-02-01), Lee et al.
patent: 2002/0094183 (2002-07-01), Wu et al.
patent: 2003/0068151 (2003-04-01), Gunn et al.
patent: 2003/0068152 (2003-04-01), Gunn et al.
patent: 2004/0076362 (2004-04-01), Wong et al.
patent: 0 595 080 (1993-06-01), None
U.S. Appl. No. 11/182,153, filed Jul. 2005, Gunn et al.
Gunn III Lawrence C.
Pinguet Thierry J.
Rattier Maxime Jean
El-Shammaa Mary
Fernandez & Associates LLP
Font Frank G.
Luxtera Inc.
LandOfFree
CMOS process polysilicon strip loaded waveguides with a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with CMOS process polysilicon strip loaded waveguides with a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS process polysilicon strip loaded waveguides with a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3631697