CMOS parallel-serial multiplication circuit and multiplying and

Details CMOS parallel-serial multiplication circuit and multiplying and CMOS parallel-serial multiplication circuit and multiplying and

1989-02-06

1990-09-18

Shaw, Dale M.

Boots, shoes, and leggings

G06F 752

Patent

active

049583131

ABSTRACT:
An integrated CMOS multiplication circuit is operated in a parallel-serial mode and executes binary multiplication of a multiplicand and multiplier within the period of a system clock signal by an improved implementation of the two's complement method. The multiplication circuit includes an input shift register for receiving the multiplicand bits in parallel and reading them out serially as clocked by an internal clock signal of higher frequency than the system clock signal, a single chain of multiplying stages each receiving a respective one of the multiplier bits and the serially read-out multiplicand bits and performing successive partial product operations thereon, a parallel adder having a corresponding number of adding stages for successively adding the sum and carry bit outputs of the multiplying stages, an output shift register for serially receiving the output bits of the parallel adder, and a clock driver which generates the higher frequency internal clock signal from the system clock signal. Specific configurations are provided for CMOS circuits implementing the improved parallel-serial multiplier. The clock driver preferably uses a ring oscillator to derive the higher frequency internal clock signal.

REFERENCES:
patent: 3610907 (1971-10-01), Taylor
patent: 3617723 (1971-11-01), Melvin
patent: 3816732 (1974-06-01), Jackson
patent: 3878985 (1975-04-01), Ghest et al.
patent: 4013879 (1977-03-01), Bornmann et al.
patent: 4041297 (1977-08-01), Jesse
patent: 4142242 (1979-02-01), Duvochel et al.
patent: 4734597 (1988-03-01), Ullrich et al.
patent: 4763297 (1988-08-01), Uhlenhoff
1234 Nachrichten Elektronik, vol. 36 (1982), Feb., No. 2, Heidelberg, Deutschland, "Seriell/Parallel-Multiplizierer fur die digitale Signalverarbeitung", Tiel 1 by Volker Leesemann, pp. 75-78.

Affiliated with

Also associated with

Rating

CMOS parallel-serial multiplication circuit and multiplying and does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with CMOS parallel-serial multiplication circuit and multiplying and , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS parallel-serial multiplication circuit and multiplying and will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1576182